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Abstract

The unrivaled computing capabilities of modern GPUs meet the demand of processing
massive amounts of data seen in many application domains. While traditional HPC systems
support applications as standalone entities that occupy the entire GPU, we propose a GPUbased DBMS (G-DBMS) that can run multiple tasks concurrently. To that end, system-level
management mechanisms like resource allocation and buffer manager are needed to build
such a concurrent database query processing system and fully unleash the GPUs’ computing
power. However, CUDA does not provide enough OS-level functionalities to support it.
Thus our research is focusing on implementing the optimization of resource allocation among
concurrent queries and GPU buffer manager. Firstly, we have explored the single computebound kernel modeling on GPUs under NVidia’s CUDA framework and provide in-depth
anatomy of NVidia’s concurrent kernel execution mechanism (CUDA stream), which is the
foundation of the resource allocation in CUDA. Second, we study resource allocation of
multiple GPU applications towards optimization of system throughput in the context of
systems. In particular, compared to earlier studies of enabling concurrent tasks support
on GPU, we use a different approach to control the launching parameters of multiple GPU
kernels as provided by compile-time performance modeling as a kernel-level optimization and
also a more general pre-processing model with batch-level control to enhance performance.
Lastly, we develop a novel Buffer Manager on GPU, which is non-trivial since GPU does not
support semaphore that is crucial to implement a buffer manager. Specially we present a
buffer manager on GPU to cache the output of multiple queries through GPU Page Map.
We develop an intuitive Linked List algorithm and a Random Walk algorithm; the Random

vii

Walk algorithm avoids using global lock and enhances the performance of getting/releasing
page dramatically. Upon them, we are able to build the prototype of G-DBMS.

viii

Chapter 1: Introduction

Relational Database Management System (RDBMS) has been the predominant database
processing platform for several decades. The core of RDBMS is its query engine, which follows a pull-based design: the system creates a computational thread for each query to pull
out the exactly needed data from storage to fulfill query processing. However, due to the
physical limitations of disks where data is stored, I/O bandwidth has been the main bottleneck that limits the performance of RDBMS. Push-based DBMS [6, 7, 8, 9] is another kind of
database system where such limits are alleviated. It uses a streaming mechanism to deliver
data to multiple queries, and all the queries share the same data streams simultaneously. By
that, push-based DBMSs move the bottleneck from I/O to computation. The improvement
of the computing capabilities of modern hardware systems, especially multi-core processing
units, satisfies perfectly with the resource needs of push-based DBMSs. In this dissertation,
we focus on using Graphics Processing Units (GPU) as the platform for the implementation
of such DBMSs.
With the recent development of semiconductor technology, the number of processing units
integrated on a chip increases rapidly, resulting in massively parallel computing capability.
Traditionally used for graphics processing, GPUs are now widely used for general-purpose
computing since they provide unrivaled parallel processing power, as well as general-purpose
programming frameworks such as the compute unified device architecture (CUDA) and Open
Computing Language (OpenCL). As shown in Fig. 1.1, the single-precision peak performance
of the latest NVidia GPU reaches 19.49 TFLOPS and the latest AMD GPU has 17.77
TFLOPS. On the contrary, the CPU only provides 2.16 TFLOPS, and the Intel Phi reaches
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Figure 1.1: Growth of Computing Capacity on Intel CPU, Intel Phi Co-processor, and
NVidia/AMD GPUs, Data Extracted from [1, 2, 3].
3.456 TFLOPS [1, 2, 3]. Form Fig. 1.2, we can see the peak bandwidth of the latest NVidia
GPU reaches 1555 GB/s and the latest AMD GPU has 1024 GB/s while the CPU only
provides 119.21 GB/s. Such unrivaled computing power has made GPUs an indispensable
component in today’s high-performance computing (HPC) systems and has shown great
value in many compute-intensive applications.
The use of GPUs in application domains that typically are not heavy users of HPC
resources is also explored. For example, novel database management system (DBMS) architectures based on GPGPU have been proposed [10, 11, 12, 13]. Commercial systems such as
OmniSci (former MapD) [14] and Kinetica [15] have seen success in the business world. They
are either explicitly defined as in-memory databases [10, 15] or adopted a “push-based” de-
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sign in its system architecture [13]. Note that, although traditional databases are I/O-bound
systems, the above works all focus on scenarios that are computation-bound.
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Figure 1.2: Growth of Bandwidth on Intel CPU and NVidia/AMD GPUs, Data
Extracted from [1, 3].
We see a push-based designed DBMS on GPU as the perfect platform to tackle the
challenges of querying large-scale data. Unlike traditional relational DBMSs, the core of
a push-based DBMS [9] follows a stream-based design in its data input mechanism. In
particular, it creates shared I/O streams to deliver data to all running queries simultaneously,
while traditional DBMSs (“pull-based” system) retrieve the needed data from storage for
each query. Due to the single I/O stream and minimization of random I/Os, push-based
DBMSs can efficiently process huge data with a low I/O cost. With the massive data and the
complex queries such databases are meant to process nowadays, the performance bottleneck
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is essentially moved from I/O to computation. The improvement of computing capabilities
of modern hardware systems, especially multi-core processing units like GPU, fits perfectly
with the resource needs of push-based DBMSs.
The different architectures between CPU and GPU lead to different goals: featuring
dozens of sophisticated, powerful cores, CPU targets minimizing sequential program runtime
in out-of-order execution; with thousands of simple cores that follow SIMD fashion, GPU
focuses on maximizing total throughput of a parallel task. The high throughput of GPU can
achieve high compute capability while the I/O (here stands for the data transfer between
CPU memory and GPU memory) becomes the bottleneck. In order to minimize I/O, inmemory GPU DBMS is an option [14, 15]. However, data do not always perfectly fit into
GPU-memory. To process it, the data need to be divided into several chunks that will be
processed either in batches or by multiple cards. In this manner, it naturally suffers from
some drawbacks: (1) processing chunks will cause other overheads, including extra initiating
time to start execution and extra space to store intermediate results; (2) different chunks
often need to swap data, the communications between different chunks will increase I/O.
I/O cost is the main overhead of GPU tasks, if we can process data in a stream where
different chunks have no intersection, we can minimize I/O cost. Some small static tables
usually can be stored in main memory, while continuous streams of input data need to
be processed within acceptable latency bounds. The input data streams are divided by
batches, the data of each batch is unrelated, we will process all the queries for each batch,
which means the I/O cost is minimized since each batch only needs to be processed once.
In the meanwhile, the high compute capability of GPU guarantees that each batch can be
finished in time.
It is worth mentioning that DBMS support of data analytics has also been explored
[16, 17, 18] – this requires more in-core computing power than traditional data retrieval
queries. Besides the database community, many other domains such as scientific computing
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[19, 20] adopt similar ideas in building system software with data streaming design and use
of GPUs to achieve remarkable performance. Proposals to handle infinite data streams in
GPUs are also explored [11].
In our previous work [13], we proposed an idea of a GPGPU-based Scientific Data Management System (G-SDMS) that uses CUDA-supported GPUs as the platform for query
processing in a push-based manner. G-SDMS can be viewed as a middleware that provides
query processing/optimization and resource management functionalities on top of CUDA.
We build our G-DBMS on top of the design of G-SDMS with system-level functions as
a DBMS. However, CUDA does not provide enough OS-level functionalities like resource
allocation and buffer management to build such a DBMS to process concurrent queries.
In push-based DBMSs, queries are inherently concurrent – data is loaded into the memory
chunk by chunk and all queries have to be processed against the in situ chunk before the next
chunk is loaded. Even in in-memory databases, concurrently processing a group of queries
issued under different timestamps is shown to outperform traditional single-query processing [12]. In other words, such systems are optimized towards data processing throughput
(rather than the response time of individual tasks) therefore maximizing resource utilization is essential. However, NVidia does not reveal how they schedule resources on CUDA.
In a CPU-based environment, (main) memory and CPU cycles are often the only involved
resources, and much work has been done in the context of data stream systems [21]. On the
other hand, the GPUs have a complex architecture that provides abundant resources under more categories (e.g., registers, shared memory, blocks, threads, etc.). Such complexity
brings opportunities for application performance improvement and necessitates non-trivial
modeling and algorithmic techniques in system design and implementation.
The multi-query environment poses another issue: a system-level centralized buffer manager with a signal is necessary for a DBMS to manage a shared buffer pool, including
designating and recycling pages, which is not offered by CUDA. Since GPU only commu-
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nicates with RAM through PCIe, the purpose of a GPU buffer manager should be caching
outputs. GPU needs to preallocate the memory for output data, which we often do not
know, especially for a DBMS. We need to run the same kernel twice, the former execution
will determine the output size and the latter one will do actual work. It will make the
performance down to half. Furthermore, if the output is too big to be put in available GPU
global memory, there is essentially no way to finish the task in one shot. CUDA does not
prove either a buffer manage mechanism or a signal mechanism, we need to build our own
centralized buffer manager on the system-level to coordinate the needs of different queries.
This dissertation focuses on solving two problems in supporting G-DBMS: (1) Optimized
resource allocation among concurrent queries; and (2) Buffer management on GPUs.
For the first problem, we start our work [4] by modeling the performance of a CUDA kernel
(assuming the absence of any other kernels) based on its resource consumption. Specifically,
we identify the types of resources that are relevant in modeling kernel performance. Using
the CUDA occupancy calculator provided by NVidia, we develop a model describing the
relationship between performance and runtime parameters (e.g., number of threads, number
of registers, and shared memory) for computation-bound kernels. Our model can predict
rounds of computation, which is the primary factor determining such kernels’ running time.
Our model is verified by extensive experiments using synthetic and real-world CUDA kernels.
We deduce the scheduling mechanism of CUDA streams from the execution behavior of a
large number of test cases. Via such experiments, we summarize three basic disciplines that
govern the kernel scheduling of CUDA streams. With these three rules, we can predict the
concurrent kernel behavior given the kernel parameters.
With the three rules of running concurrent kernels, we work on optimizing the concurrency and overall performance of heterogeneous (parallel) tasks [22]. Specifically, we develop
an optimization model towards largest thread concurrency with the runtime parameters of all
kernels as input. We identify the problem with two stages: Kernel-level Optimization Model
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as a variation of the multi-dimensional Knapsack, and Batch-level Optimization Model as a
three-dimensional bin packing problem, which are both well-known NP-hard problems. A
major contribution of our work is to simplify the original model such that efficient solutions
are possible. In particular, via a thorough analysis of the model structure and features of
the CUDA runtime system and CUDA streams, we reduce the number of dimensions of the
constraints in the original model. As a result, we are able to develop an algorithm based
on dynamic programming to solve the modified model. We prove the algorithm could find
optimal solutions (in terms of thread concurrency) to the problem and bears pseudopolynomial complexity in both time and space. Such results are verified by extensive experiments
running on our microbenchmark that consists of real-world and synthetic CUDA kernels.
Furthermore, solutions identified by our method also significantly reduce the total running
time of the workload compared to simple and MultiQx-GPU’s [5] solutions.
For the second problem, we need to implement a signal mechanism in GPU first. The
synchronization primitive can be implemented with atomic operations in CUDA [23], but
the design of the critical section is tricky. The atomic operation of writing and reading to
the synchronization primitive is conducting at the same time for all the thread that tries
to enter the critical section. However, we only need the threads that qualify to change the
value of the synchronization primitive; otherwise, there will be severe synchronization issues
that may lead to deadlock. Thus we choose a boolean data type to represent the mutex in
GPU. Each thread does an atomic operation to set the mutex to 1 and reads the mutex’s old
value simultaneously; whichever gets the return value 0 will be qualified to enter the critical
section. Such a design guarantees that the value of the mutex is unchanged even if everyone
is trying to write the value 1 into it when the mutex is being held.
Then we propose a GPU-based buffer manager to deal with the issue of caching outputs.
Specifically, a persistent memory in GPU is allocated as a buffer pool, and divided into
fixed-sized pages. Then we implement GPU Page Map (GPM) to manage the pages. The
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map will have the same amount of bit arrays called GPM entry as the number of pages; each
entry is a page descriptor to store the meta data of a page, and it will one-to-one map to a
slot in the buffer pool. We develop an intuitive Linked List algorithm to manage the page.
On GPU’s main memory, we keep a bit as the mutex and a freelist to record GPM entries
associated with the free pages. Each thread requests a page operation (getting/releasing)
contends for the mutex to enter the critical section. However, since all threads compete
for the same mutex, and each request made to the mutex will be an atomic operation, the
process will be tedious and similar to serial execution. Thus we propose a Random Walk
algorithm that uses a bit inside each GPM entry to be the mutex of the associated page.
Threads will be randomized to seek an entry when requesting a page operation; it decreases
the possibility that several threads compete for the same mutex. It will dramatically reduce
the chance that different threads try to get the same page, and the cost to release the page
is O(1).
Besides database domain, the above work of building G-DBMS can also benefit stream
processing domains, including stock risk management, credit fraud detection, urban traffic
management, etc. In these domains, the data input rate to the computing nodes can be
large to the extent that the computational capacity in the process engine provided by CPU
cores is overwhelmed. The feature of continuous streaming data and multiple data analytic
tasks workload can also be handled by our system.
This dissertation is organized as follows. Chapter 2 briefly introduces background knowledge and summarizes representative related work of our topic. Chapter 3 presents our
performance model of CUDA kernels and derives scheduling disciplines of the CUDA stream
mechanism. Chapter 4 presents our two-stage model that focuses on resource allocation of
multiple GPU applications towards optimization of system throughput in the context of systems, as well as the in-depth analysis of our model and developing an algorithm to solve it.
Chapter 5 addresses a novel buffer manager design with a signaling mechanism on GPU and
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develops a Linked List algorithm and Random Walk algorithm to manage pages. Chapter 6
gives conclusions of the whole research.

9

Chapter 2: Background

2.1

The G-DBMS System
Our idea of building G-DBMS comes from our former G-SDMS. G-DBMS is a push-based

DBMS that takes advantage of the massive computational capabilities of GPUs. At runtime,
the query processing engine executes pipelined query execution plans/trees similar to those in
traditional RDMBS. Operators (e.g., representing either a relational operator or an analytical
function) from all concurrent queries for a query operator network that share the same data
stream as input, with the output of an upstream operator as the input to the next one(s) in
the workflow (Fig. 2.1). Intermediate results can be held by each operator’s memory buffers
(queues); new query plans can be added to the current network of operators at any time.
Contrary to stream data management systems where data comes continuously from a remote
streaming source (e.g., sensors, stock price updates), the G-DBMS data stream results from
scanning data tables/files stored on disks. The scan-based I/O framework has the following
benefits: 1) Random I/O is minimized to achieve extraordinarily high data throughput; 2)
Combining data processing load into the scanning process can thinly spread the cost to many
queries. With such an I/O framework, G-DBMS normally receives input data at a very high
rate(e.g., up to 4.8 GB/s in a low-end storage server with dual FibreChannel interfaces [24]),
which is also the primary motivation for using GPUs to process the queries. In G-DBMS,
the operators are mapped to CUDA kernels. Since all kernels share the same input data
stream, kernel concurrency is an essential requirement in the implementation of G-DBMS.
Furthermore, query optimization in G-DBMS should naturally take the entire query network
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Figure 2.1: An Example of G-DBMS Runtime Query Network.
into consideration (comparing with treating each query individually in traditional DBMSs).
Although different optimization goals can be targeted, we normally focus on maximizing
input data throughput (i.e., processing as much input data as possible). For that purpose,
the performance (i.e., throughput) of each operator/kernel needs to be controlled at runtime.
It is accomplished by controlling the resource allocated to the kernels. Furthermore, the
designed architecture of G-DBMS can serve not only for a DBMS but also for any taskparallelism system with GPU clusters. The problem is to figure out the resource schedule
scheme of GPGPU, which is a black box to us, so that it can genuinely benefit the taskparallelism system as well as our G-DBMS.

2.2

Typical GPU Architecture
A modern GPU is a special hardware that encapsulates many processing units together to

provide high parallel computing capability. As shown in Fig. 2.2, main components of a GPU
includes: (1) A number of Multi-Processors (MP) that each groups tens of processor cores
together. The cores execute threads in a Single-Instruction-Multiple-Data (SIMD) fashion;

11

(2) Multi-level memory. Of largest amount (e.g., 12GB for the Titan X Pascal) is the global
memory, which can be accessed in parallel by cores in different MPs. The bandwidth of
global memory can be as high as 480GB/s [25]. GPU also offers high-speed on-chip cache
called shared memory (SM) similar to L1 cache, and each MP has its own SM with a size up
to 96KB [26]. SM is user programmable in GPU code and is not visible to the CPU code.
Within each MP, there is also other memory: the read-only data cache 24 KB [26] and the
nonprogrammable L2 cache with a certain size (3 MB) and a bandwidth smaller than that
of SM [27].

Figure 2.2: Architecture of a Typical NVidia GPU [4].
In the CUDA programming framework, a function to be executed in a parallel way is
called a CUDA kernel. A kernel can be spawned with a large number of computational
threads. Threads for a kernel is called a grid and the grid is divided into blocks that each
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contains the same number of threads to be executed on a single MP. On the other hand,
multiple blocks can be run on the same MP, and one MP can process up to 32 blocks. It is
the device driver’s responsibility to schedule the blocks to use the different MPs. Threads are
scheduled as groups of 32 threads called warps. The entire global memory can be accessed by
any thread in any MP, shared memory and registers of each MP can only be accessed by the
thread of the same MP. CUDA provides a mechanism called CUDA stream with the ability
to schedule multiple CUDA kernels simultaneously. One CUDA stream can encapsulate
multiple kernels, and they have to be scheduled strictly following a particular order. However,
kernels from multiple streams can be scheduled to run concurrently. However, NVidia does
not reveal much detail about the internal mechanism for kernel scheduling in CUDA streams.
Our work [4] studied kernel scheduling policies of CUDA streams, the findings of that work
form the foundation of optimizing resource allocation among concurrent kernels.

2.3

Related Work

2.3.1 Push-based Database Systems
In traditional DBMSs, the cost of I/O is expensive since its pull-based architecture needs
to load data repeatedly. Sharing data among concurrent queries using a common I/O stream
has become popular in the database community. Harizopoulos et al. [6] enabled dynamic
operator sharing with an on-demand simultaneous pipelining I/O system (OSP). Ramen et
al. [8] implemented a system called Blink that runs every query based on a table scan.
Frey et al. [28] designed an efficient join algorithm called cyclo-join to process queries under
a distributed environment through a ring-structured network. Unterbrunner et al. [29]
proposed a distributed relational table design called Crescando that used a shared scan to
process data stream on multi-core machines. Another sharing data approach was studied
in [7], which is based on a data-sharing model in both records and column disk storage.
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More recently, Arumugam et al. [9] developed a truly push-based system called DataPath,
in which queries are pushed to processors, and all the operations share data. This kind of
push-based DBMS becomes the new trend in developing data management systems.

2.3.2 GPGPU and Databases
We focus on GPU as the platform because it provides much more computing power and
lower energy consumption than modern CPUs. The advanced computing model such as
CUDA [30] and OpenCL [31] accelerates its spread. It is very clear that it becomes a popular computational platform in many application domains [32, 33]. The data management
community has also done much work on improving database performance using GPUs. GPUbased algorithms for computing major relational operators were developed by Govindaraju et
al. [34], who reported dramatic performance improvement over a compiler-optimized SIMD
implementation with up to 40 times speedup. Bakkum et al. [35] implemented a subset
of command processors based on the open-source database named SQLite to achieve GPU
acceleration. Pinnecke et al. [11] presented a variable-length window in stream processing
of DBMS on GPUs. Sitaridi et al. [36] proposed a bank optimization solution for improving data access performance on GPU memory. It focused on resolving the conflict issues
when using shared memory on GPUs to fully utilize the bandwidth of shared memory therefore enhancing performance. Moreover, there are works about improving join algorithms on
GPU. He et al. [37] implemented novel relation join GPU algorithms that obtained 2-7X
better performance compared to CPU-based algorithms. Kaldewey et al. [38] implemented
some join processing algorithms on GPUs, and they got a 50% performance boost over CPU
implementations of the same algorithms. Ran et al.[39] revisited He’s algorithm after seven
years under modern GPU architecture and achieved up to 20X speedup over the CPU-based
join algorithms and [40] developed a fast Equi-Join algorithm on GPU later. As for implementing the integrated GPU-based DBMS, Yuan et al. [41] developed a query engine that
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adopts a block-oriented execution model executes a given query plan tree in post-order sequence. Zhang et al. [42] proposed a kernel-adapter GPU-based DBMS called OmniDB that
can put cost model, execution engine, and scheduler all together into a hardware oblivious
database kernel (qkernel) to maximize the common functionality in qKernel, in this way the
development and maintenance costs are minimized. Those mentioned GPU DBMSs above
allocate resources with the simple fashion and they do not consider about concurrent query
processing. Wu et al. [43] developed a compiler and runtime infrastructure called Red Fox
to execute relational queries on GPUs. Paul et al. [12] implemented a novel pipelined query
execution engine called GPL for query co-processing on the GPU. In industry, OmniSci
(former MapD) and Kinetica are two companies that lead in the GPU-based DMBS system
domain. OmniSci and Kinetica are both in-memory GPU-accelerated distributed databases
that combine query processing with analytic and visualization functionalities [14, 15].

2.3.3 GPGPU Performance Modeling
Besides the database community, other research domains study performance modeling on
GPUs. Xu et al. [44] proposed a GPU-accelerated simulation model for high-fidelity network
systems. Baghsorkhi et al. [45] presented an analytical model to predict the performance of
GPU applications with the help of an abstract interpretation method called workflow graph.
Hong et al. [46] proposed an analytical model that estimates the execution time of programs
running on GPUs and developed an improved version [47] later. The model estimated the
number of parallel memory requests via analysis of program behavior and instructions. The
same research group [48] also developed an empirical power model for GPUs. Kerr et al. [49]
introduced a model based on Hong’s analysis to predict the relative performance of the same
applications running on GPUs and CPUs. However, all the above modeling efforts focused
on single-kernel tasks on GPUs, and single-kernel modeling efforts are not readily applicable
to simultaneous multi-kernel scenarios. Moreover, the modeling methods mentioned above
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either require extra effort to achieve accurate prediction or focus on a specific domain that
does not apply to our problem.

2.3.4 Multi-tasking in GPUs
Guevara et al. [50] proposed a queueing system that schedules and merges CUDA kernels
within one kernel to achieve task parallelism. With the help of Dynamic Parallelism [51] in
CUDA (a feature enables the launch of parallel work at run-time on a GPU), Krieder et al.
[52] proposed an execution model and run-time system called GeMTC to decompose kernels
into warp-level and integrated with Swift language. This model requires rewriting user kernels (i.e., decomposing into warp-level units) while kernels are treated as atomic units in the
scheme based on CUDA streams. Wang et al. [53] adopted Kernel Preemption (a technique
that can swap the context of a kernel on one SM with the context of a new kernel) and developed a dynamic sharing mechanism named Simultaneous Multikernel (SMK) by improving
resource utilization to boost performance. This technique is meant to be implemented in
the GPGPU run-time system and only evaluated in a simulator while our approach runs at
the middleware level and is tested in a real system. Those work use alternative approaches
to achieve concurrency or partial concurrency, while our work addresses concurrent kernel
execution and resource allocation with the CUDA stream to achieve real-time concurrency.
Some of the GPU database researches mentioned above also involve multi-kernel execution. Such as Wu’s Red Fox [43] and Paul’s GPL [12]. Both of the methods will analyze
the query and generate a new query plan so that in the query, operators that unrelated to
others can be executed in a concurrent manner. The difference between Red Fox and GPL
is that GPL has more optimized features such as a tile-based pipelined execution model and
data channel. However, both methods focus on improving the performance of a single query
by making operations parallel; none of them can really handle a multi-query environment.
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Unlike them, MultiQx-GPU [5] is the only one supporting multi-query processing in GPU,
this is why we choose it as the baseline to compare and we will introduce it in Chapter 4.

2.3.5 Signaling and Memory Management in GPUs
Stuart et al. [23] proposed to use atomic operations on a global variable to be the
synchronization primitive, it is inefficient on GPUs due to a large number of threads will
compete for the barrier. However, it pointed the way to implement the signaling mechanism
that CUDA does not offer. And we implement our signaling mechanism follows his idea.
Followed by the idea of implementing a signaling system with atomic operations, there are
some researches that focus on dynamic memory allocation in GPUs [54, 55]. However, [54]
is implemented on old architectures of NVidia GPUs that will result in data races on the
newer architecture, and [55] is also followed by the idea of using a freelist. Although they
can reduce the cost of memory allocation, both of them still need to know the preallocated
memory size.
There are some researches related to buffer management of GPUs, but all of them [56]
are focusing on bringing data from the CPU side (RAM) into GPU (global memory). [56]
developed a buffer manager on the CPU side to improve the performance of tasks across
GPUs. [57] proposed Mosaic, a GPU memory manager that provides application-transparent
support for multiple page sizes, and it has a novel in-place page size selection mechanism that
avoids data migration. None of them can match our needs to cache output in our G-DBMS.
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Chapter 3: Performance Modeling in CUDA Streams

1

In CUDA, kernel concurrency is achieved via a mechanism named CUDA stream [58].

One or more kernels can be assigned to different streams, multiple streams can run simultaneously as long as the resources are sufficient. Such a CUDA stream example is illustrated
in Fig. 3.1. The kernels can only be executed in serial order without CUDA stream, and
they can be executed in a concurrent way with CUDA stream; the latter obviously can lead
to much better performance.
The main purpose of using CUDA streams is to hide the memory latency: when kernel
A is loading/writing data, kernel B can occupy the cores for computation. As a result,
the cores in the MPs reach better utilization. For example, NVidia cards with the Fermi
architecture allow up to 16-way concurrency, and Kepler allows 32-way concurrency. For
computing a tiled Dense General Matrix Multiplication (DGEMM) problem on a K20 GPU,
the throughput is about 519 Gflop/s when operations are serial while it increases to 990
Gflop/s when a 3-way concurrency is achieved. [59]
Although G-DBMS adopted CUDA stream to achieve high efficiency of data processing, one of the critical problems is resource allocation among concurrent kernels to make the
queries actually run simultaneously. The G-DBMS query engine periodically re-launches kernels with different runtime parameters to reflect the resource allocation scheme determined
by a runtime query optimizer. However, understanding kernel performance in response to
resource consumption is a premise for such a design. NVidia does not reveal much detail
1

This chapter was published in 2014 IEEE International Conference on Big Data, pp. 301-310, doi:
10.1109/BigData.2015.7364051. Permission is included in Appendix A
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Figure 3.1: An Example of Three CUDA Streams, Each Containing Three Kernels.
about the internal mechanism for kernel scheduling in CUDA streams. Therefore, the objective of the study reported here is to model the performance of CUDA kernels running
concurrently in CUDA streams. For that purpose, two important aspects should be considered: (1) the kernel scheduling scheme in CUDA when CUDA streams are launched, and (2)
the performance of each single-kernel operation. Knowing the scheduling scheme of CUDA
streams can help us effectively manage resource allocation to different concurrent query processing tasks, thus providing a handle for optimizing system performance. The performance
model(s) of single kernels, on the other hand, serves as the foundation and basic building
block of multi-kernel models.
In this chapter, we have explored the connection between performance and resource
occupancy of a single compute-bound kernel and provide a model that can predict the performance of such kernels; and we provide in-depth anatomy of the CUDA stream mechanism
and summarized the main kernel scheduling disciplines in it.

3.1

Single Kernel Modeling
In this section, we present our work on modeling the performance of a CUDA kernel,

assuming there are no other kernels running in the system. Specifically, our model describes
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the relationship between the resource consumption and performance of a kernel. The purpose
of such work is two-fold: First, with the proper models, we will be able to find the right
configuration of kernel parameters that leads to optimized kernel performance. Note that
this is a crucial problem itself in any GPGPU work, especially in many traditional HPC
applications where there is only one (or a small number of) kernel. CUDA allows a kernel
to be launched with a set of user-specified parameters. How to set such parameters has
always been a puzzle to CUDA programmers. Second, single kernel model serves as the
key component in our work towards performance modeling and optimization of multiple
kernels encapsulated in multiple CUDA streams, which is always the scenario in our GDBMS system. We will elaborate more on this in Section 3.2. We focus on the performance
modeling of computation-bound kernels.

3.1.1 Model Development
As mentioned earlier, CUDA allows a kernel to be launched with a large number of
threads and blocks, giving users the impression that they are run simultaneously. Actually,
the threads will have to take turns in using the hardware to make progress. The secret of
GPU’s high computing capability is parallelism. Generally, the level of parallelism in running
a kernel determines a kernel’s performance. To that end, we propose a model using Running
Rounds to quantify the performance of a computation-bound single kernel.


T ×B
RunningRounds =
α × MP


(3.1)

To be more specific, running round is the number of rounds that all the specified threads
of a kernel are actually scheduled. Threads within the same round can be regarded as being
processed concurrently. Here T is the number of threads in each block, and B is the block
number of this kernel – those are two parameters specified by the programmer in launching
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Table 3.1: Constant Variables and Their Values under CUDA Compute Capability 3.0
Symbol

Meaning

Value

MBM P

Maximum number of blocks of an MP

16

MW M P

Maximum number of warps of an MP

64

MT W

Maximum number of threads of a warp

32

MRT

Maximum number of registers of a thread

64

MRM P

Maximum number of registers of an MP

65535

MSM P

Maximum SM amount of an MP

49152

GRW

Register allocation unit size for an MP

256

GW M P

Warp allocation unit size for an MP

4

GSB

SM allocation size for a block

256

the kernel. The numerator of Eq. (3.1) is actually the total number of threads for running
the entire kernel. Furthermore, α is the number of threads that can be run in each round in
a single MP, and MP is the total number of MPs in a GPU. MP is a constant depending on
what GPU card is used. From now on, any such constants will be symbolized in italic font,
and Table 3.1 shows the value of some relevant constants. Let us define β as the number of
blocks that can be actually scheduled at the same time, we obviously have α = β × T .
On the hardware side, the threads in a block will only be scheduled in one MP - we call
this the Block-to-MP binding. Depending on the resource availability, multiple blocks can
be run in the same round on an MP. In CUDA, the resources we have to consider include
registers, shared memory, and also the number of warps. We will elaborate on warps in a
moment. Each resource comes with a limited amount on each MP, therefore each acts as a
limiting factor to β. We have

β = min(βW , βR , βS )

(3.2)

where βW is the number of concurrent blocks when only the warp number is considered
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as the limiting factor. And βR and βS are defined the same way for registers and shared
memory, respectively. And we take the minimum value among the three quantities to get β.
Let us denote the actual use of SM in a block as ζ, we have

βS =





0



j

ζ > MSM P
MSM P
ζ

k

MSM P ≥ ζ > 0







MBM P

(3.3)

ζ=0

which shows that, when ζ is larger than the total amount of SM in an MP, we cannot
schedule any blocks. If it is zero, then SM is not a limiting factor at all and we set βS to be
the maximum number allowed by CUDA. If ζ is between zero and maximum SM of an MP,
we floor the maximum SM per MP over ζ to get βS .
Similarly, βR is determined by the number of registers used in all the blocks. To calculate
βR we need to revisit the concept warp. As mentioned earlier, the basic unit of threads
scheduled by the CUDA scheduler is a warp (instead of a block). An MP can run multiple
warps at the same time. We denote the number of warps in a block as γ, we have


T
γ=
MT W
and
βR =




0



R > MRT

j k


 δ
γ

(3.4)

(3.5)

MRT ≥ R > 0

that says: if the number of registers used per thread R is beyond the total registers allowed
in a thread MRT , no threads can be scheduled; If the register per thread is less than MRT ,
we can use limited warps due to register used to get βR . Here δ is the number of warps that
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can run on an MP based on R. Particularly, we get it by


MRM P
δ=
θ × GW M P


× GW M P

(3.6)

× GRW

(3.7)

and


R × MT W
θ=
GRW



In addition to registers, the number of threads can also affect the number of warps that
can run simultaneously on an MP. CUDA sets further limits on how many warps can run at
the same time. Specifically, we have

βW




MW M P
= min MBM P ,
γ

(3.8)

As a side note, we often use the word occupancy to refer to the level of parallelism achieved
in running CUDA kernels. We will also use this to quantity the level of concurrency in our
following discussions. Thus, we formally define occupancy as

o=

MT W

α
× MW M P

(3.9)

3.1.2 Optimizing Performance of a Kernel
Note that the number of registers and amount of SM needed for a thread is fixed at compile time – their values are determined by the way CUDA kernel code is written. Meanwhile,
the number of threads can be controlled by the kernel parameters T and B at runtime.2 With
the above modeling results, we can actually formulate the problem of finding the optimal
runtime parameters in launching a kernel as the follows:
2

Actually, CUDA allows the kernel code to be programmed with a certain amount of SM set as the
3rd runtime parameter. However, such practice will dramatically complicate code development and is not
recommended therefore we do not discuss it in our modeling work.
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minimize
subject to

l

T ×B
α×MP

m

(3.10)

βW ≥ βS

(3.11)

βW ≥ βR

(3.12)

T ×B =C

(3.13)

The first two constraints refer to the fact that βS and βR are static values given the
code, so we need to make sure βW overshadows them. The last constraint reflects the typical
situation that the total number of threads to run a kernel follows a fixed constant number C
(e.g., assigning a thread to a single component of a natural system). The above problem can
be solved by using any optimization package with integer programming capabilities. Luckily,
as T can only be an integer smaller than the maximum number of threads allowed in a block
(i.e., 2048 for the latest version of CUDA), the above problem can be solved with a very
small overhead.

3.1.3 Model Verification
If our performance model is correct, it can be used to predict the performance of a single
kernel launched with any set of parameters. As a result, we can also solve the optimization
problem mentioned in Section 3.1.2 before we run the kernel at all. Hence, we use kernels for
solving real-world problems to validate our models. For each kernel, we run it with different
values of T and B values (but with a fixed C = T × B value) and measure the actual running
time of the kernels. We then compare the measured time with the running rounds predicted
by our model for model verification.
The experiments were run in a workstation with an Intel E8400 CPU@3.0GHz, 8 GB of
DDR3 1333MHz memory, one 300GB Seagate ST33204 hard disk, and one NVidia GeForce
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GTX680 graphics card. The machine runs Ubuntu 3.5 OS and CUDA version 6.0. We
choose three kernels for our experiments: kernel I is what we developed to compute the
radial distribution function of molecular simulation data [60], kernel II is for computing
histograms from large data [61], and kernel III is for non-indexed nested loop join from an
in-memory database [37]. The results of kernel I can be seen in Fig. 3.2. We can see that the
trends of both measured running time and predicted running rounds match almost perfectly.
For such trend analysis, the Pearson Correlation is a good indicator. Table 3.2 shows the
Pearson Correlation values for all three kernels we test. They are all very close to 1.0, which
indicates a (almost) perfect matching between the measured and predicted performance.

3.2

Multi-Kernel Studies
In this section, we experimentally study the CUDA stream scheduling mechanism. The

experimental setup is the same as that described in Section 3.1.3 except we design a series
of kernels for our experiments in this section. The advantage of synthetic kernels is that
we can use them to simulate tasks with any resource consumption pattern as we wish. In
particular, we develop six different kernels in our experiments shown in Table 3.3.

3.2.1 Level of Concurrency in a CUDA Stream
Since our goal is to study multi-kernel concurrency, knowing how many blocks from
different kernels can run at the same time is still the key problem. From Eq. (3.2), we know
Table 3.2: Correlations of Model Verification Experiments Using 3 Different Kernels
Kernel No.

Pearson Correlation Coefficient

I

0.9974

II

0.9791

III

0.9606
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Figure 3.2: Running Time and Running Rounds under Different Number of Threads per
Block in Running Kernel I.
that the three types of resources (i.e., warps, registers and SM) are the limiting factors for
the number of active warps a kernel can have at runtime. In the scenario of having multiple
kernels/steams, we hypothesize that such factors play the same roles. We conduct three
experiments to confirm our hypothesis. We use NVidia GTX 680 GPU as the experimental
platform.
In the first experiment, we encapsulate one kernel A and one kernel B into two separate
CUDA streams, respectively. More features of these two kernels can be found in Table 3.4.
We find out that an MP can run one block of kernel A and one block of kernel B at the same
time. As mentioned earlier, registers are allocated in units of 8. Each thread of kernel A
needs 16 registers, each thread of kernel B needs 40 registers. Therefore, one block of kernel
A has 1024/32 = 32 active warps occupying 16 × 1024 × 1 = 16, 384 registers; one block of
kernel B has 1024/32 = 32 active warps using 40 × 1024 × 1 = 40, 960 registers. Neither
kernels require any SM to run. In total, they have 64 active warps, 57,344 registers, and zero
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Table 3.3: Kernel Parameters for Concurrency Experiments
Registers

Threads

Occupancy

per block

Shared
Memory(byte)

Kernel A

11

1024

100%

0

Kernel B

33

1024

50%

0

Kernel C

11

256

100%

0

Kernel D

44

256

63%

0

Kernel E

11

256

100%

24,576

Kernel F

44

256

63%

24,576

Table 3.4: Kernel Parameters for Stream Experiments
Registers

Threads

Occupancy

Running

Needed

per Block

Kernel A

11

1024

100%

14

Kernel B

33

1024

50%

20

Time(ms)

bytes of SM. Neither the total number of registers nor the amount of SM needed exceeds the
limit on an MP, hence in this case, the number of active warps is the bottleneck.
In the second experiment, we use kernel C and kernel D, again, in two different CUDA
streams, respectively. The result is that an MP can run up to one block of kernel C and five
blocks of kernel D at the same time. One block of kernel C has 256/32 = 8 active warps,
uses 16 × 256 × 1 = 4, 096 registers, and zero bytes of SM; five blocks of kernel D have
256 × 5/32 = 40 active warps, use 48 × 256 × 5 = 61, 440 registers, and zero SM. In total,
they have 48 active warps, 65536 registers, and zero bytes of SM. The total active warps and
SM are both less than the limit set on an MP, therefore in this case, number of registers is
the constraint.
In the third experiment, we choose kernel E and kernel F in the same two-stream setup.
An MP can run up to one block of kernel E and one block of kernel F at the same time. One
block of kernel E needs 256/32 = 8 active warps, uses 16 × 256 × 1 = 4, 096 registers, and
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24,576 bytes of SM; one block of kernel F takes 256/32 = 8 active warps, uses 48 × 256 =
12, 288 registers, and 24,576 bytes of SM. In total, they take 16 active warps, 16,384 registers,
and 49,512 bytes SM. The warps and registers are less than the limit of a MP, thus in this
case, the amount of SM is the bounding factor.
Via the above experiments, we can clearly see that warps, registers and SM are also the
limiting factors for scheduling multiple kernels in the CUDA streams. Moreover, the same
resource bounding analysis we saw in Section 3.1 still holds. It is possible to run multiple
kernels if all limits are not exceeded. Furthermore, we can use the models developed in
Section 3.1 to determine how many kernels can operate at the same time before running
them. Such prediction is the necessary information needed in deriving the scheduling policies
in CUDA streams, as shown in the remainder of this section.

3.2.2 CUDA Stream Scheduling Mechanism
We design several experiments to explore the CUDA stream scheduling mechanism. Two
kernels shown in Table 3.3 are used for such experiments, and furthermore information of
them is shown in Table 3.4. In our experiments, we set the thread numbers per block to be
1024 unless specified otherwise. According to our analysis shown earlier, at the same time,
each MP can execute up to two blocks of A, only one block of B, or a block of A plus a block
of B. Note that two blocks of B require more registers than one MP can offer and therefore
cannot concurrently run on one SM (in both GTX680 and Tesla K40).
First, we want to show that kernels in CUDA streams indeed enjoy concurrency via a
mini-experiment. We launch 8 CUDA streams, each of which runs a copy of the same kernel
A picked from Table 3.4. Each kernel is set to run on only four blocks and 1024 threads per
block. Each MP can run two blocks of Kernel A at the same time. Since the GTX680 has
eight MPs, there should be four streams containing 16 blocks running at the same time. The
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Stream 1
Stream 2
Stream 3
Stream 4
Stream 5
Stream 6
Stream 7
Stream 8

Figure 3.3: Visual Profiler View of Eight Streams, Each Containing a Kernel A. Each
Green Block Represents the Running Period of a Block.
result shown in NVidia Visual Profiler confirms this analysis (Fig. 3.3). The same results
are obtained on the K40 GPU card.
The first scheduling rule we are interested in is: how are the different blocks of a kernel
distributed to the different MPs? Two patterns are possible: (1) blocks of a kernel are put
into as many MPs as possible; (2) the scheduler fills as many blocks as possible into one
MP before putting anything in the next. This time, we use both kernels A and B for our
experiments. Specifically, we set each kernel A to run with 8 blocks, and each kernel B to
run with 5 blocks. We use three CUDA streams: Stream 1 contains a kernel A, Stream 2
contains a kernel B, and Stream 3 has a kernel B. We name each block of A in stream 1 as
A1, each block of B in stream 2 as B2, and so on. If the scheduler acts as in pattern 1, five
of the eight MPs will each run one A1 and one B2, the other three MPs will each run one
A1 and one B3. For the second pattern, four MPs will each run two A1s, and the other four
MPs will each run one B2, the remaining blocks of B need another round to be scheduled.
In other words, all three streams should be concurrent for pattern 1, while only the first two
streams will be for pattern 2. From the results shown in Fig. 3.4, we can deduce that it is
pattern 1 that the scheduler follows. We also get the same results on K40. By this, we have
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Figure 3.4: Three Phases when Running Three Streams Containing Kernels A, B, and B,
Respectively.
the first discipline: CUDA scheduler always takes as many MPs as possible in scheduling the
different blocks of a kernel.
Further analyzing the result, we find that the running time for all A blocks is about 14
ms, for B kernels it is about 20 ms. Let us divide this process into three phases, whenever a
stream is finished, we mark the beginning of a new phase (Fig. 3.4). We also use a grid to
illustrate the running blocks of different MPs, with each cell in the grid standing for an MP.
In phase I, there are five MPs each running one A1 and one B2, the other three MPs each
run one A1 and one B3. It takes 14 ms to finish phase I (as A1 dominates the running time).
In phase II, since each MP can only take up one block of kernel B, now each of the five MPs
is running one B2, and the other three MPs are each running a B3. It takes 20 − 14 = 6ms
time to finish phase II, while the first three B3s are also finished. In phase III, the remaining
two B3s are scheduled, and it took them 20ms to finish.
In the next set of experiments, we want to know whether new blocks can be scheduled
if MP is running some blocks yet some resources are released due to finished blocks. Again,
we use 3 streams: Stream 1 contains a kernel A with 8 blocks, Stream 2 has a kernel B
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Figure 3.5: Expected Phases in Running Three Streams under Two Scheduling Patterns.
with 8 blocks, and Stream 3 a kernel A with 8 blocks. Here we can use the same phase
analysis method mentioned above to conclude. The scheduler can only follow one of the
two patterns: (1) it can schedule the next round of kernels whenever sufficient resources are
being released; (2) all new blocks will be scheduled when all running blocks are finished. If
it is pattern 1, in phase I each of eight MPs will take one A1 and one B2, and running time
will be 14ms; in phase II, all A1 blocks are finished, since each MP can run one kernel A
and one kernel B, the MPs that just had A1s finished will immediately take one A3 and
continue running the B2 for another 6 ms; in phase III, the eight MPs will each finish the
A3 it had, and running time will be 14 − 6 = 8ms. If it is pattern 2, phase I is the same;
in phase II, A1 just finished, since an MP should be block-free to take new blocks, all MPs
will only continue running B2, running time will be about 6 ms; in phase III, each of eight
MPs will take one new A3, and the running time will be 14 ms. Fig. 3.5 shows the expected
kernel assignment scenarios under these two patterns. For pattern 1, Stream 1 and Stream
2 should have concurrency in phase I, Stream 2 and Stream 3 should have concurrency in
phase 2; For pattern 2, concurrency only exits in phase I between Stream 1 and Stream 2.
Information from the Visual Profiler supports the pattern 1 result (Fig. 3.6) – we observe
concurrency in both phase I and phase II, and phase II ran for only 8ms. We run a few other
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Stream 1
Stream 2
Stream 3
Figure 3.6: Visual Profiler View of Three Streams Containing Kernels B, A, and B.
test cases and also in the K40 card, the same results are obtained. Therefore, we have our
second discipline: New blocks are scheduled immediately when resources are available due to
the completion of previously running kernels.
So far, each CUDA stream we tested only contains one kernel. Now we study the scheduling rules under the situation of having multiple kernels chained together in a CUDA stream.
Specifically, we use four streams, each stream contains one kernel A with eight blocks and
one kernel B with six blocks. The streams are ranked by its order of being defined in the
source code, with Stream 1 ranked first, Stream 2 second, and so on. Again, we use our
phase analysis method as shown in Fig. 3.7. In phase I, each MP takes an A1, it needs 14
ms to finish. Although each MP has space to run another block of A (e.g., A2, A3), the
scheduler did not put any such A blocks for running. Instead, the A2s are scheduled in phase
II after all A1s are finished. In phase II, six MPs each take a B1 and an A2, the other two
MPs each take an A2, and it takes 14 ms to finish. In phase III, we can see the six MPs all
keep running the old B1, the other two MPs each take a B2, and it costs 6 ms to finish. This
time, each MP is also available to take one more A3, but this did not happen – those A3s
are scheduled after B1s are finished and all the B2s are scheduled in phase IV. The same
situation happens in phase V.
From the above results as well as those from a few other examples, we derive our third
discipline: blocks of a CUDA stream can be scheduled only after all blocks in the streams of
a higher rank are scheduled. This conclusion is very interesting in that programmers have to
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Figure 3.7: Eight Phases of Running Four Streams on GTX680.
Stream 1
Stream 2
Stream 3
Stream 4
Stream 5
Stream 6
Stream 7
Stream 8

Figure 3.8: Visual Profiler View of Running Eight Streams Each Containing One Block of
Kernel A (Blue) and One Block of Kernel B (Purple) on K40.
be careful in the order of defining streams in their code as such orders (rank) have profound
effects on system performance.
However, there are exceptions for the above rule, depending on the GPU architecture.
NVidia introduced a new technique called Hyper-Q [62] for GPUs with compute capability
3.5 or higher. Hyper-Q allows a kernel block to be scheduled before all blocks of a higherranked stream are scheduled, thus achieving better concurrency. We use Tesla K40, which
has compute capability 3.5, to run a similar experiment except we have eight streams this
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time. And the results (Fig. 3.8) clearly show the different behavior of Hyper-Q: the A blocks
are scheduled before any of the B blocks are. Therefore, we modify the previous rule to the
following: without Hyper-Q, blocks of a CUDA stream can be scheduled only after all blocks
in the streams of a higher rank are scheduled.

3.3

Discussion
GPGPU becomes an attractive option to build push-based DBMS in this age of big data

for its high computing capability. Task parallelism enabled by a CUDA feature, the CUDA
stream, makes CUDA the appropriate platform for implementing the push-based DBMS.
Understanding the performance of computational tasks under different resource consumption
in the context of CUDA streams is the prerequisite of building the system. In this chapter, we
explore the CUDA stream runtime resource scheduling scheme and develop a computationbound single kernel performance model. Both of them are key components towards an
optimized query engine in G-DBMS. A series of experiments validated our model. We also
derived three basic disciplines that govern the CUDA stream scheduler.
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Chapter 4: Concurrent Query Processing in a GPU-Based Database System

3

In recent years, a number of studies also have explored the potential parallelism of

speeding up database operations on GPUs [42, 5, 43, 12]. Most of them [42, 43, 12] involves
rewriting existing systems and only optimizing towards a single query, but in [5], Wang et
al. implemented MultiQx-GPU, a system consists of query scheduler and device memory
manager, that can be built in the query engine and resides in the application level like
a middleware. It is capable of executing queries as well as doing in-database analytics.
MultiQx-GPU provides concurrency among different query engine systems or even non-query
tasks by sharing GPU resources. However, the concurrency achieved by MultiQx-GPU is
mostly from controlling the workload from the CPU side and overlapping the I/O between
CPU and GPU, it does not implement the resource sharing in GPUs due to lack of knowledge
of GPU resource allocation mechanism at that time. We use MultiQx-GPU to benchmark
our work in this chapter, and a detailed introduction of it can be found in Section 4.1.1.
Similar to traditional DBMSs, query processing algorithms on GPUs are designed at the
relational operator level. Each algorithm could be divided into multiple parallel functions
(kernels) in GPUs. For example, for Query slowromancapi@ that scans a single table R,
the involved kernels are: scanning the tuples that meet the condition, and outputting results;
for Query slowromancapii@ that performs a hash join between tables R and S, we have the
following kernels: building hash table of R, scan R, building hash table of S, scanning the
matching tuples, and outputting the results.
3
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CUDA allows a kernel to run with a large number of threads and blocks. However,
the limited total resource means the threads will have to take turns to be executed on the
hardware. In order to run a thread in a CUDA kernel, a certain amount of resources under
different categories is required. In a multi-kernel environment, it is essential to determine
how many threads for each kernel should be launched simultaneously such that the overall
performance is the best. Being the main objective of our study, this problem is non-trivial
due to the multiple types of resources involved. Let us illustrate this with a simple example
with two kernels bearing different resource use patterns (Fig. 4.1). Suppose we schedule the
kernels sequentially (as in a typical resource scheduler). In that case, we can run 10 threads
of kernel I or kernel II, as the concurrency is determined by the largest single-resource
consumption (e.g., 10% of resource B for kernel I). If the latency of running such threads is
T for both kernels, this gives a throughput of 10/T . However, if we schedule both kernels
concurrently, we could run 8 threads of both kernels I and II at the same time, leading to a
throughput of roughly 16/T . Obviously, by scheduling kernels with complementary resource
utilization patterns together, we avoid hitting the limit of a bottlenecking resource quickly.
The problem can be very complex by considering more general cases with more resources
and kernels involved.
In CUDA, all threads in a block are scheduled to run on the same resource pool (i.e.,
the multiprocessor); thus, a block can be conceptually viewed as a basic unit for studying
our problem. On the other hand, CUDA allows a kernel to be launched with user-specified
parameters, and such parameters determine the actual resource use of each block of threads
at runtime. Therefore, our problem essentially becomes: how to set the runtime parameters
of kernels in different CUDA streams to achieve the best throughput?
To the best of our knowledge, the optimization of multi-kernel parameters has not been
studied before. As the first work on this topic, we aim at developing rigorous solutions
under reasonable assumptions. We present a general scheme in optimizing the concurrency
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Figure 4.1: Normalized Resource Use per Thread of Two Different Kernels.
and overall performance of heterogeneous (parallel) tasks with CUDA. Similar to MultiQxGPU, our work is more like middleware to maximize the concurrency and minimized the
modification of other tasks. It is natural to compare our work with MultiQx-GPU, and the
results are seen in section 4.3.

4.1

Multi-kernel Optimization
In this section, we present our modeling and control of concurrent tasks in a multi-kernel

GPGPU environment. Firstly, we briefly introduce MultiQx-GPU. Next, we illustrate the
overview of our approach. Then, we present the development of our Kernel-level Optimization Model, as well as its analysis and simplification. Finally, we bring out our Batch-level
Optimization Model.

4.1.1 Overview of MultiQx-GPU
MultiQx-GPU [5] supports concurrent query processing by enabling GPU resource sharing among database queries. The design of MultiQx-GPU follows two main principles: ver-
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satility and high efficiency. Versatility means the system is applicable to different GPU
databases and GPU computing frameworks (e.g., CUDA, OpenCL, and DirectCompute).
High efficiency is credited to the multitasking of MultiQx-GPU. It supports multitasking
(the main part of it is overlapped data transfer between GPU and CPU) by implementing
system-level functions similar to the concept of CPU-based systems like virtual memory
(VM) and fine-grained context switches. In this way, the high overhead of copying data
between devices can be reduced.
Fig.. 4.2 shows the architecture of MultiQx-GPU as well as its position in a multitasking
GPU environment. MultiQx-GPU is a built-in query engine and serves as a middle layer
between existing GPU DBMSs and GPU computing frameworks. It takes over GPU resource
usage by intercepting GPU API calls related to resource management. It does not change
the query engine algorithm of existing GPU DBMSs and the existing programming interfaces
of GPU drivers. Thus MultiQx-GPU can be easily deployed between different GPU DBMSs
and GPU computing frameworks. Query Scheduler and Device Memory Manager, the two
main components of MultiQx-GPU, entirely resides on the Application Layer; thus they do
not rely on any OS-layer privileges of GPU computing frameworks. Query scheduler controls
concurrency level by maintaining the optimal workload on the GPUs, which means it only
allows queries that can execute concurrently to run on GPU; in this way, it can maximize
system throughput. Device Memory Manager dissolves the resource conflicts of concurrent
queries by overlapping memory allocation and data transferring with VM-like automatic
data swapping service, and it further enhances the performance.

4.1.2 Overview of Our Approach
MultiQx-GPU achieves multi-kernel concurrency by controlling the workload from the
CPU side and overlapping the I/O between CPU and GPU. In other words, kernel execution
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Figure 4.2: Overview of MultiQx-GPU [5].
on GPUs is still sequential for MultiQx-GPU. In contrast to that, our approach focuses on
resource sharing among different kernels in GPUs.
A GPU contains different types of resources, including physical hardware units and software constraints. In last chapter, we have identified three types of resources / constraints
that affect the performance in a single-kernel setup: registers, shared memory, and maximum
warps allowed in an MP. In a multi-kernel environment, there is one additional constraint
we have to consider: total blocks of all the kernels allowed to run simultaneously in an MP.
As long as all the resources are sufficient, multiple kernels can be executed at the same
time. For any kernel, its resource consumption can be controlled at runtime by changing the
launching parameters in the host (CPU) code. CUDA allows three parameters in launching
a kernel: total number of blocks, block size (i.e., number of threads in a block), and shared
memory consumption as an optional parameter. Note that the product of the first two is
actually the total number of threads. The third parameter is generally not specified, as
programmers often hardcode the total shared memory use to match the size of a chunk of
input data. Therefore, in this paper, we only consider total number of blocks and block size
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as the controls we apply to affect resource consumption. Note that, in CUDA, each thread
gets its own set of registers while the shared memory is shared by all threads in the block.
Therefore, by changing the block size, we can control the register use per block and shared
memory use among all blocks of a kernel. Needless to say, the block size itself directly
determines the number of warps per block.
Before we start developing our optimization model, it is worth mentioning that the problem of optimizing single-kernel performance was solved before. In particular, we build a
model to quantify the total number of threads that can be executed simultaneously (i.e.,
occupancy in CUDA terminology) as an indication of kernel performance. Based on this
model, we can accurately predict kernel performance under any block size and then pick the
one with the highest performance to run. Although some ideas can be borrowed, the same
problem under a multi-kernel environment is much more complicated. First, the modeling
method based on a series of discrete functions for the single-kernel situation will only yield
models that are too complicated to handle; Second, kernel scheduling rules among different
CUDA streams are not revealed by NVidia – such information is vital for the development of
our optimization model; Last, with multiple kernels, the solution space of the optimization
problem increases exponentially. This places stringent requirements on the efficiency of the
algorithm(s) for solving the optimization.
That said, our previous work [4] also built a solid foundation for multi-kernel modeling by
identifying basic rules of CUDA stream scheduling. Here we briefly present one scheduling
rule that is most relevant to our modeling. The rule says: CUDA scheduler always takes as
many MPs as possible in scheduling the different blocks of a kernel. According to the above
rule of CUDA stream scheduling, our model can target one MP; the final result of each kernel
is the number of MPs times optimized blocks. In particular, we divide the total threads of
each kernel by the number of MPs, using the result as the total thread in our model. In this
way, we make sure each MP has the same amount and portion of kernels. We also assume
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that there is at least one solution for all the kernels to fit in the MPs. Otherwise, the left
kernels need to wait for another round to run. If there is a situation that combined MPs
can hold the total threads of all the kernels while a single MP cannot (i.e., the number of
kernels exceed the maximum number of blocks in an MP), we group two MPs as a unit,
which means we divide the total threads of each kernel by half number of MPs.

4.1.3 Kernel-level Optimization Model Development
The desirable optimization goal of the multi-kernel resource allocation problem is the
total running time of all kernels. However, it is difficult (if possible at all) to derive a model
that maps the launching parameters of multiple kernels to running time. This is mainly
due to the lack of low-level details of the CUDA runtime environment. To the best of
our knowledge, no one has done research on performance modeling based on the running
parameters in a real multi-kernel GPU environment. In this paper, we set the optimization
goal to be maximizing concurrency, which is defined as the total number of threads that
can be scheduled to run at the same time. Such a goal is meaningful for two reasons: (1)
it is a direct measurement of throughput; and (2) as shown in our previous research [4],
concurrency has a strong (negative) relationship with kernel running time.
To achieve maximum concurrency on a GPU, we need to get the most threads (of different
kernels) running in an MP (Eq. (4.1)). The problem can be formulated as the following
integer programming statement:

P P

M aximize
subjectto

i

P P

j

32jxij bi

32jxij bi ri ≤ R
P P
i
j jxij bi ≤ W
P
i b i si ≤ S
i

j

(4.1)
(4.2)
(4.3)
(4.4)
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≤ B, bi ∈ Z+

(4.5)

P

xij = 1, ∀i

(4.6)

32jxij bi ≥ ci , ∀i

(4.7)

j

P

j

xij ∈ {0, 1}, ∀i, j

(4.8)

In the above statement, i is the index of a kernel, j is the index of all the possible choices
of block size for a single kernel. Since CUDA schedules 32 threads (a warp) as a unit, we use
warp instead of thread in this model, 32j stands for the number of threads in a block for a
single kernel. To be specific, CUDA allows a block to have up to 32 warps in it therefore we
have xi,j = j (j ∈ [1, 32]), x is a binary number to represent which block size is chosen in a
solution (Eq. (4.6) and Eq. (4.8)). The quantities bi and si stand for the number of blocks
and shared memory use for kernel i, respectively. ri is the per-thread number of the register
for the same kernel. The constants R, W , S, and B stand for the total number of registers,
warps, shared memory, and blocks of an MP in the GPU respectively. The reason for having
Eq. (4.7) is as follows: for most CUDA programs, the total number of threads ci is fixed by
the programmer to cater to the data size, changing total blocks and block size are actually
the same: when block size increases by a factor of f , the total number of blocks will decrease
by the same factor f . However, the data size of a kernel can hardly be a multiplier of 32;
thus, we use ≥ instead of = in Eq. (4.7). For each kernel i, ri , ci , and si are constants thus
the inputs to the optimization problem. On the other hand, the solution to the optimization
contains quantities xij and bi .
It is worth mention that: (1) The aforementioned formulation has an interesting feature:
according to Eq. (4.7), any feasible solution to the formulation actually provides us a schedule
with the maximal concurrency. However, due to a large number of 0 − 1 variables (xij for all
i and j) and the other 6 non-trivial constraints, it is an NP-hard problem to locate a feasible
solution. To address such challenges, we discuss model simplification and transformation
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in Section 4.1.4. Such transformation results in the development of a pseudo-polynomial
algorithm in solving the problem (Section 4.2.1); (2) Via Eq. (4.7), we make an assumption
that solutions to the formulation do exist. In other words, we can find a set of launching
parameters for every kernel such that they can all be processed by the GPU at the same
time. In Section 4.1.5, we briefly discuss a more general version of the problem with this
assumption removed.

4.1.4 Kernel-level Optimization Model Analysis and Simplification
By studying the structure of the current model, we realize it is a flavor of the well-known
multidimensional knapsack problem (MKP). An MKP is NP-hard even when the number
of constraints is only one [63]. It is easy to see our model is equivalent to a four MKP
therefore, it is also an NP-hard problem. Moreover, our model involves a binary variable xij
as part of the solution and as many as seven constraints. Therefore, the original formulation
is difficult to analyze or to compute. To remedy that, we aim to transform the model into
a form that is easier to handle via considering the actual environment where our problem
is defined. Specifically, we derive a reformulation with a much smaller number of variables
and constraints.
Our first goal is to eliminate the binary integer xij . As mentioned before, CUDA schedules
threads in groups of 32 (i.e., a warp). For example, if we launch a kernel with 240 threads,
the CUDA runtime framework will actually launch 8 warps for this kernel (with the last
warp containing empty threads in this case). Therefore, we use warp number wi (wi =

ti
)
32

to

replace jxij , and the value of wi ranges from 1 to 1024/32 = 32 (since the maximum block
size is 1024). As a result, the total number of threads of a kernel has a ceiling of the total
threads in the assigned warps, Eq. (4.3) and Eq. (4.7) become:

P

i

w i bi ≤ W

(4.9)
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32wi bi ≥ ci , ∀i

(4.10)

We then aim at removing some of the constraints. As we mentioned, any feasible solution
to the original model is actually a solution that gives us the maximal concurrency. Hence,
it suffices to develop a new model that aims at finding one feasible solution to the original
model with fewer constraints. Note that based on Eq. (4.10), we can easily calculate the
P P
results of i j 32jxij bi ri given any problem inputs. Thus, the constraint about registers
in Eq. (4.2) only serves the purpose of determining if there is a feasible solution, and we can
remove it from the problem statement. Now we have the newly derived constraints shown
in Eq. (4.9) and Eq. (4.10) plus the remaining constraints Eq. (4.4) and Eq. (4.5).
With the above constraints, we further reduce the level of difficulty in solving the problem
via a technique that modifies the objective function. This can be done by transforming a
constraint into the objective function. In particular, we can choose any of the remaining
constraints as our new object function. In our problem, we pick Eq. (4.4) since it is the only
one that has a unique coefficient si . Consequently, the new problem formulation becomes:

P

i bi s i

M inimize
subjectto

P
P

i

i bi

≤B

wi bi ≤ W

(4.11)
(4.12)
(4.13)

32wi bi ≥ ci , ∀i

(4.14)

bi ∈ Z+ ∀i.

(4.15)

The new problem has the following two features:
(1) Equivalence: if the optimal value of the new formulation is less than or equal to
total shared memory S, the corresponding optimal solution is feasible to the original
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formulation. According to the first remark made after Eq. (4.1) - Eq. (4.8), in this
case, we actually find a schedule with the maximal concurrency;
(2) Simplicity: although this reduced formulation deals with general integer variable bi , we
have way fewer discrete variables, along with only three non-trivial constraints, which
indicates its computational burden might not be heavy in practice, if a well-designed
algorithm can be developed. Note that the quantities bi and wi are the solutions, and
all other quantities are inputs to the model.
After a series of transformations without adding new assumptions, the problem becomes
one to minimize the total shared memory use of all kernels. This is intuitive, as minimizing
shared memory use of one kernel will also minimize its number of blocks so that there is
more space left for remaining kernels in a dimension of B (see Eq. (4.4) in original model).

4.1.5 Batch-level Optimization Model for More a General Situation
As we mentioned, our model assumes all kernels can fit in an MP. However, there could
be more general scenarios in which an MP cannot accommodate all kernels due to resource
constraints. For such problems, our solution is to run all the kernels in different batches,
each batch will fit in an MP. In each batch, we solve the above model to get a kernel-level
solution. Then the key problem becomes how to determine the membership of each batch.
Specifically, the problem can be formulated as follows:

M inimize

G=

P

k

yk

G≥1

subjectto
P

i

wi xik ≤ Wyk

(4.16)
(4.17)
(4.18)
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P

≤ Ryk

(4.19)

si xik ≤ Syk

(4.20)

i ri xik

P

i

xik ∈ {0, 1}, ∀i, k

(4.21)

yk ∈ {0, 1}, ∀k

(4.22)

In this problem, we still target the maximum concurrency, i.e., we want to pack as many
kernels as possible in a batch; thus, the number of batches G is minimized, as shown in
Eq. (4.16). Each G has the same maximum capacity, i.e., total warp numbers W , register
numbers R, and shared memory S. Here, k is the index of a batch, yk is a binary variable
where yk = 1 if bin k is used, and i is the index of a kernel, xik is a binary variable setting
to 1 if kernel i is put in batch k. Same as the model described earlier, the quantities ri , wi
and si stand for the register number (per thread), warp number, and shared memory use for
kernel i, respectively. For each kernel i, wi , ri , and si are constants thus the inputs to the
optimization problem, the solution to the optimization problem contains quantities xik .
The above pre-processing model is a three-dimensional Bin Packing Problem (3D-BPP),
which is strongly NP-hard [64]. Silvano et al. [65] proved that the lower bound of Bin
Packing Problem is 18 , which is the asymptotic worst-case performance. We will introduce
the algorithm in section 4.2.2.

4.2

Solving the Optimization Problem
In this section, we present algorithms to focus on solving the kernel-optimization model

shown in Eq. (4.11) to Eq. (4.15) firstly, then presenting the algorithm of the batchoptimization model shown in Eq. (4.16) to Eq. (4.22).
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4.2.1 Algorithm of Kernel-optimization Model
Note that the new formulation is not a simple knapsack problem anymore. Indeed,
because both wi and bi are variables, the formulation in Eq. (4.11)- Eq. (4.15) is a quadratic
general knapsack problem (QGKP), which is also an NP-hard problem [66]. Hence, a bruteforce algorithm would have to search through all O BW ) possible combinations with respect
to a total of n kernels, giving a total time complexity of O (BW )n ), and this is clearly
infeasible for practical instances.
However, the transformation of the original problem into QGKP enabled us to develop
a (practically) efficient algorithm based on the dynamic programming approach. Dynamic
Programming is a well-known divide-and-conquer technique to solve optimization problems.
The idea is to transform a complex problem into relatively simple sub-problems. The algorithm examines previously solved sub-problems and combines the solution to give the best
solution for a slightly larger sub-problem.
Applying dynamic programming to the knapsack problem is to trade time with space
essentially. We can use a table to record decisions made for sub-problems and recursively
look up the table when involving a previous decision. Following our discussions in Section
4.1.4, we should use a three-dimensional table since there are three variables to be considered:
the n kernels, total blocks ranging from 0 to B, and total warps ranging from 0 to W . The
main task of the algorithm is to compute the value of a cell (i, b, w) in this table, where i is
the kernel number, b is the block number of kernel i, and w is the warp number of kernel
i, respectively. Here cell value (i, b, w) stands for the minimum total shared memory used
of any subset of kernels 0 to i under targeted block number b and targeted warp number w.
The key feature of the algorithm is that we only need to consider local choices in the table.
In particular, the following result helps us drastically reduce the complexity of the table.
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Algorithm 1: Kernel-level Optimization Algorithm
1: for b ← 0 to B do
2:
for w ← 0 to W do
3:
V [0, b, w] ← 0
4:
P [0, b, w] ← φ
5:
end for
6: end for
7: for i ← 1 to n do
8:
V [i, 0, 0] ← ∞
9:
P [i, 0, 0] ← φ
10: end for
11: for i ← 1 to n do
12:
for b ← 1 to B do
13:
Qb ← V i − 1, B − b, W − wb] + si b
14:
end for
15:
V [i, b, w] ← minb=1,...,B {Qb },
/* denote optimal
b as b∗ */

16:
P [i, b, w] ← P i − 1, B − b∗ , W − wi b∗ ] ∪ (i, b∗ )
17: end for
Theorem 1. For a particular kernel i, if bi is fixed, an optimal choice of wi can be obtained
 c 
i
as wi = 32b
.
i
Proof. Note that to satisfy Eq. (4.14), wi must be greater than or equal to



ci
32bi



. Also,

the smaller wi , the smaller left-hand-side of Eq. (4.13). So, it would be optimal to set
 ci 
.
wi = 32b
i
Hence, in the remainder of this paper, we simply set wi =



ci
32bi



when bi is available.

Moreover, our dynamic programming algorithm can be simplified into a form similar to that
for the general knapsack problem. Specifically, let V [i, b, w] be the objective value considering
up to i-th kernel with total b blocks and W warps. The Bellman equation is



V [i, b, w] = minbi =1,...,B {V i − 1, b − bi , w − wi bi + si bi }
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where si is shared memory usage per block of kernel i. Note that whenever b or w causes
the solution infeasible, we will set the corresponding V to ∞.
Details of the algorithm to solve our problem can be seen as pseudocode in Algorithm 1.
After we compute all the entries of V , V [n, B, W ] will contain the minimum shared memory
use achieved by the solution. Meanwhile, another array P holds the solutions to the subproblems and P [n, B, W ] is our solution. With the principle of optimality carried in the
general knapsack problem, the correctness of the algorithm is shown as follows.
Theorem 2. Algorithm 1 terminates with an optimal solution, i.e., the value of V [n, B, W ]
is optimal.
Proof. We prove the theorem via induction.
(1) When there is one kernel (n = 1), we have

V [1, 1, w] = min{V [1, 1 − 1, w],
V [0, B − 1, W − w] + s1 }
= min{∞, 0 + s1 } = s1

For V [1, 1, w], we get the optimal value s1 .

V [1, 2, w] = min{V [1, 2 − 1, w],
V [0, B − 2, W − w] + 2s1 }
= min{s1 , 0 + 2s1 }

For V [1, 2, w], we can get the optimal value by comparing V [1, 1, w] and 2s1 .

V [1, B, w] = min{V [1, B − 1, w],
V [0, B − B, W − w] + s1 B}
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If we know the optimal value of V [1, B − 1, w], we can get the optimal value of V [1, B, w]
by comparing V [1, B − 1, w] and 0 + B × s1 . Deriving it one by one, we can get the optimal
value of V [1, 1, w], then value of V [1, 2, w] based on V [1, 1, w], · · · , and value of V [1, B, w]
based on V [1, B − 1, w]. Thus for each b from 1 to B, we get the optimal value.
(2) When there are two kernels (n = 2), we have

V [2, 1, w] = min{V [2, 1 − 1, w],
V [1, B − 1, W − w] + s2 × 1}
= min{∞, V [1, B − 1, W − w] + s2 }
= V [1, B − 1, W − w] + s2

From Step (1) we know V [1, B −1, W −w] has an optimal value, so V [2, 1, w] has the optimal
value.

V [2, 2, w] = min{V [2, 2 − 1, w],
V [1, B − 2, W − w] + s2 × 2}
= min{V [2, 1, w], V [1, B − 2, W − w] + 2s2 }

Also from step (1) we know V [1, B − 2, W − w] has an optimal value, and V [2, 1, w] has
optimal value based on above proof. By comparing V [2, 1, w] and V [1, B − 2, W − w] + s2 × 2
we can get the optimal value of V [2, 2, w].

V [2, B, w] = min{V [2, B − 1, w],
V [1, B − B, W − w] + s2 × B}
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Same as in step (1), we derive it one by one, we can get the optimal value of V [2, 1, w],
then value of V [2, 2, w] based on V [2, 1, w] and V [1, B −1, W −w], · · · , and value of V [1, B, w]
based on V [2, B − 1, w] and V [1, B − B, W − w]. Thus for each b from 1 to B, we can get
the optimal value.
(3) The same approach shown in step (2) can be applied to cases n = 3 and beyond, and
this concludes the proof.

The complexity is clearly determined by the size of the dynamic programming table,
which is O(nBW ). In practice, both n and B are small integers (i.e., n ≤ 32 and B ≤ 16
in the latest version of CUDA) thus this algorithm will have negligible cost. Similarly, the
pre-processing stage takes O(nBW ).

4.2.2 Algorithm of Batch-optimization Model
The 3D-BPP is an NP-hard problem, to our knowledge, no one has present an exact
algorithm for it. We have developed a solution by applying the classic Gilmore and Gomory
algorithm [67, 68] after transforming this problem into a cutting stock problem. While the
Gilmore and Gomory algorithm only deals with 1D bin-packing, we follow its philosophy
of using a column generation approach and decomposing our model into a master problem
(cutting stock) and a sub-problem (pricing problem).
Our model (Eq. (4.16) to Eq. (4.22)) contains k! symmetric solutions and there are
many binary variables, that makes problem extremely hard. To make this problem simpler,
we can transform it into a cutting stock problem: instead of focusing on which kernel is put
in a particular part of a batch, we look at possible patterns used to put in a batch. The
question is then changed to focus on how many times a particular pattern is used:
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M inimize
subjectto

Z=
P

j

P

j

xj

Pij xj ≥ di , ∀i
xj ≥ 0

(4.23)
(4.24)
(4.25)

In this model, i is the number of same kernels, j is the number of different types of
patterns. xj stands for number of jth pattern that has been used, Pij stands for cutting
pattern that ith kernel used in jth pattern, di stands for demands of kernel i.
Algorithm 2: The Column Generation Algorithm
1: Initialize patterns
2: repeat
3:
Substitute patterns into master problem Eq. (4.23), find π
4:
Solve sub-problem Eq. (4.26), get new pattern
5:
Add new pattern to master prbolem
6: until
7: zsub ≥ 0

It is natural to consider the Simplex Algorithm as the solution [69]. However, there are
2i − 1 patterns of the required i kernels [70]. Even if we had a way to generate all patterns,
it is difficult to contain all variables into the algorithm. Thus for each iteration of in the
Simplex Algorithm, we need to find the most negative column [68]. By defining a new
sub-problem, we are able to find it.
P
M inimize zsub = 1 − i πi Pij
P
subjectto
i Pij wi ≤ W
P
subjectto
i Pij ri ≤ R
P
subjectto
i Pij si ≤ S
Pij ∈ Z+

(4.26)
(4.27)
(4.28)
(4.29)
(4.30)
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Here, πi stands for the average demands of kernel i in this round of Simplex Algorithm.
The sub-problem is a pricing problem as well as a three-dimensional knapsack problem, we
can use a dynamic algorithm similar to our algorithm in section 4.2.1 and the complexity is
O(nW RS). Hence, the Column Generation Algorithm for solving our pre-processing model
can be seen in the above Algorithm 2.

4.3

Experimental Evaluation

4.3.1 Experimental Setup and Benchmark
We run all experiments in a server with an Intel(R) Xeon(R) CPU E5-2620 v3 @ 2.40GHz
CPUs, 384 GB of DDR4 2133 MHz memory, equipped with two 400GB INTEL SSDSC2BX400G4 SSDs, two 4TB Western Digital Red disks, and eight NVidia GeForce GTX TITAN
X (Pascal) graphics cards. The machine runs CentOS 6.6, and CUDA version 5.0 (MultiQxGPU is only compatible with CUDA 5.0).
In the experiments, we compare the performance of our Two-stage Optimization Model
with the solution provided by MultiQx-GPU and another baseline: sequential execution of
kernels – this simulates the behavior of a typical resource scheduler where each application
is treated as an independent process. In this setup, kernel parameters are set according to
our previous work [4] to ensure the best single-kernel performance.
Table 4.1: Queries in Benchmark
Number
Q1
Q2
Q3
Q4
Q5

Queries
Hash join of two tables
Hash join of three tables
md5 verification
Matrix multiplication
Distance calculation of atomics
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As to the benchmark, since in-database analytics becomes popular [16, 17, 18], we use
both SQL queries and analytic queries from [5] as well as from our previous work [71]. The
detailed benchmarks are listed in Table 4.1. We pick different combinations of queries and
measure the performance. Each experiment with the same combination runs 400 times.

4.3.2 Experimental Results
Since we have proved (Section 4.2.1) that our algorithm will find the solutions with the
largest number of active threads, discussions on experimental results will be focused on the
actual (total) running time of the workload. However, we want to first point out that, in all
experimental runs, our solutions did reach the highest thread concurrency without exception.
Moreover, if those combinations of kernels in which a feasible solution can be found in the
first batch, we will only apply the Kernel-level Optimization model; otherwise, we will apply
the Batch-level Optimization model and apply Kernel-level Optimization model on each
batch.
First, let us compare the performance of running Q1. As shown in Fig. 4.3, hash join
is a complex operation involving several kernels. There are reading table (kernel I and IV),
building hash table (kernel II and V), hash join (kernel III and VI). It can be naturally
executed in parallel manners. As shown in Fig. 4.4, we can see that Two-stage Model
gains speedups of operations that take place on GPU against sequential execution while
MultiQx-GPU has the almost same performance with a sequential execution. The average
speedup of reading table, building hash table, and hash join against sequential execution of
MultiQx-GPU and Two-stage Model are 0.999x and 0.997x, 0.90x and 1.12x, and 0.92x and
2.53x, respectively. The average speedup of all operations on GPU that MultiQx-GPU and
Two-stage Algorithm achieve over sequential solution are 0.91x and 1.47x, respectively. It
is not surprising to see that there is not much speedup of reading table since kernel I and
kernel IV are still executed sequentially even though we use CUDA streams like in Fig. 4.3.
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Figure 4.3: Three Different Schedules for Launching Kernels in a Hash Join between
Tables R and S.
Similar to other GPU executions, the large overhead comes from the CPU side. The
execution breakdown time of the three solutions is shown in Fig. 4.5. We can see that
sequential solution has a large overhead of I/O (transfer data between CPU and GPU).
MultiQx-GPU transfers the overhead to initializing itself by creating a resource management
environment on CPU. However, the overhead is a one-time cost, which means the ratio of
its overhead can be reduced when executing multiple queries. As for Two-stage Model, its
algorithm overhead is only 0.08 ms, but it costs a long time to allocation memory on CPU.
Because to overlap data transfer between CPU and GPU, we need to pin memory on the
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Figure 4.4: Speedup of Two-table Hash Join GPU Operations that MultiQx-GPU
Optimization and Two-stage Model over Sequential Solution.
CPU side, which moves the overhead from I/O to memory allocation. Note that, its overhead
can be hidden in overlapping under a multi-query environment. Comparing the calculation
on the GPU side, the large overhead in Q1 is dominated and inevitable; thus, the overall
performance does not have much difference.
However, the I/O overhead of sequential execution, algorithm overhead of MultiQx-GPU,
and memory allocation overhead of Two-stage Model are almost same, creating a truly
concurrent multi-kernel execution on GPU by Two-stage Model can improve the performance
on GPU side.
Similar to [5], we compare the performance of MultiQx-GPU and our Two-stage model
with sequential execution in a multi-query workload that has each combination of two queries.
Such results are presented in Fig. 4.6. We can see that performance of both models has
improved in a multi-query environment. For example, when executing Q1 and Q2 concurrently, MultiQx-GPU has a speedup of 1.81x and the Two-stage model has a speedup of
2.02x. The results support our theory that CPU-side overhead of both MultiQx-GPU and

56

GPU Operations

3

Sequential
MultiQx-GPU
Two-stage

90

2.5

Percentage(%)

80
70

Percentage(%)

CPU Overhead

100

2

60
50

1.5

40
1

30
20

0.5

10
0

Alloc
a

I/O
tion

Algo
rithm

Read

Build

HT

Hash

0
Join

Figure 4.5: Percentage of Execution Time of Two Table Hash Join with Sequential
Execution, MultiQx-GPU Optimization and Two-stage Model.
the Two-stage model can be hidden under a multi-query environment. As compared to the
sequential solution, the speedup of the Two-stage model is at least 2.01x, and the speedup
of MultiQx-GPU is at least 1.37x. The reason that the Two-stage model has better performance than MultiQx-GPU is that our model not only overlaps in resource allocation on
CPU side but also overlaps in kernel executions on GPU.
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By observing, we can see the average speedup of the Two-stage model under two-query
workload is around 2.0x, will the performance further improve with more queries? We test
the speedups of MultiQx-GPU Optimization and Two-stage Model over sequential solution
under workloads with a different number of queries. The workload is generated by repeatedly
picking queries from Q1 to Q5 in order based on the number of queries in a workload we
need (Like, for a seven-query workload, we will pick Q1Q2Q3Q4Q5Q1Q2).
The results are presented in Fig. 4.7. We can see that the speedup of MultiQx-GPU over
sequential execution reaches a maximum value (1.81x) under a two-query workload then goes
down to 1.15x within a five-query workload. In comparison, the speedup of our Two-stage
model over sequential execution increases with the number of queries increases, from 1.00x
under a one-query workload to 3.38x within a five-query workload. The difference between
the two approaches is our method enables both CPU-side (memory allocation, I/O) overhead
overlapping and GPU-side kernel execution overlapping; thus, the increase of the Two-stage
model is nearly linear while MultiQx-GPU decreased after two-query workload. With the
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number of queries increased, the advantage gained from our model is more obvious. We can
see from a 16-query workload, and our model achieves 7.33x speedups while MultiQx-GPU
has 1.03x speedups.
As a special note, the running time reported above includes the time for solving the
optimization model. The computational overhead of such solutions, as shown in our analysis
(Section 4.1), is minimum. In particular, the time to solve the optimization in all our
experiments ranges from 0.082 ms to 1.487 ms, and the average time is 0.571ms.

4.4

Discussions
In this section, we optimize resource allocation of multiple GPU applications towards

optimization of system throughput. In particular, we develop a two-stage model to describe
such a problem and design algorithms for solving the optimization and prove the correctness
and high efficiency of our approach with experiments.
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Chapter 5: System-level Buffer Manager in GPUs

In a traditional DBMS, the buffer manager is a software layer to bring the pages from
disks to the main memory when needed, and it writes the outputs from the main memory
to disks. It is essential because data must be in RAM for DBMS to use, and it ensures
the data request made by DBMS has been satisfied. While it is a different story in GPU,
global memory will communicate with RAM through PCIe, and the data will be transferred
from RAM to the main memory so GPU cores can directly use it. Although the maximum
bandwidth of PCIe 5.0 is up to 32 GB/s [72], it is still way slower comparing to GPU’s
memory bandwidth (up to 1555 GB/s). Loading data back and forth between CPU and
GPU will lead to unaffordable I/O overhead. However, to manipulate data, we should know
the exact location of both input and output data in GPU memory.
The SIMD architecture of GPUs imposes unique challenges in system software design.
One of them is how to allocate device memory for storing output results on GPU while not
shutting down kernel execution? As dynamic memory allocation at runtime is extremely
expensive, memory has to be preallocated for the output data, yet we often do not know
the exact size. CUDA provides a technical called dynamic parallelism[51], it can launch new
grids inside a parent grid without shutting it down. However, the threads in the parent
grid should wait for the new grids finish to continue executing as shown in Fig. 5.1, which
will cause GPU’s full resources not to be utilized, and it is not a good choice when the
child grids are few and grids launch serially [73]. Furthermore, if the output is too big to
be put in available GPU global memory, there is essentially no way to finish the task in
one shot. The typical approach to deal with this is to run the task twice; the first run is
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Figure 5.1: Dynamic Parallelism in CUDA [73].
only for calculating the output size, then the output memory can be precisely allocated,
and the second run will finish the task. If the output memory is too large, the data can be
divided into several chunks, which will make the process more complicated and inefficient
since the grid has to stop before copying outputs to host memory. Additionally, CUDA does
not offer a signal mechanism to implement it, delicate atomic operations need to be used to
avoid synchronized errors. We propose a GPU-based buffer manager to address the above
challenges and develop algorithms to mange pages. Unlike traditional database software, the
buffer in G-DBMS is GPU memory, it mainly uses for caching outputs.

5.1

Signaling Mechanism Implementation
Although CUDA does not offer its system-level synchronization primitive that can be

shared by all threads (warp, blocks), it does support atomic operations, which can be used
to implement synchronization primitive on GPU [23]. The atomic operation on GPU will
change the value of a targeting variable and return its old value in an atomic way, which
means whoever executes the atomic operation will perform the read and write at the same
time. We can use a global variable as the mutex and perform atomic operations on it to
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Figure 5.2: Workflow of a GPU Lock.
acquire/release the lock. We only need the threads that qualify to change the value of the
synchronization primitive, otherwise there will be severe synchronization issue may lead to
deadlock. Fig. 5.2 shows the workflow of GPU lock. We choose a boolean data type to
represent the lock on GPU. Each thread will do an atomic operation to set the mutex to
1 and read the mutex’s old value simultaneously; whichever gets the return value 0 will be
qualified to enter the critical section in step (2). After finishing the job, the thread will
release the lock with an atomic operation at step (3). Such a design can guarantee that the
value of the mutex is unchanged since everyone is trying to the value to 1 when the mutex
is being held. Furthermore, compared to [23], we used the simplest way to enter the critical
section.

5.2

Buffer Manager Implementation
Unlike traditional systems, paging in G-DBMS is only used for buffering output and

storing leaf nodes in tree-based indexes. In CUDA, a thread needs to know where exactly
to place its output data. However, the unpredictable number of produced results makes it
impossible to allocate an output buffer beforehand. By using paged output, each thread
will get a place to output results. We can even group threads in a unit (block, warp, or
across-warp) and assign a page as a shared location for outputting results. In that way, the
threads/units will output results in a designated location.
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In GPU, Global memory is the only programmable memory that can communicate with
the whole grid. The structure of the GPU buffer is shown in Fig. 5.3. We allocate a
continuous global memory on GPU as the buffer pool, it consists of fixed-size pages for storing
outputs. Another set of memory also is allocated on global memory as the GPU Page Map
(GPM) to store the page meta information including P ageID, isU sed flag, dataEntryCount,
and nextP age (in Fig. 5.4). GPM has the same amount of entries as the number of pages,
and each map entry will one-to-one map to a slot in the buffer pool, it is a descriptor that
holds the metadata of the stored page. When a thread asks/releases a page, the buffer
manager will distribute/recycle an entry through GPM. GPM has many fields, mainly ones
are: (1) PageID identifies the corresponding buffer pool slot; (2) isUsed flag is to indicate
the corresponding page is being used or not; (3) dataEntryCount records how many entries
have been written to the corresponding page; (4) nextPage is a pointer to the next entry,
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Figure 5.4: Structure of GPU Page Map.
it will use to generate a list when a thread needs several pages or to generate the freelist
with Linked List algorithm. The map entry in GPM can be extended to accommodate more
metadata to implement functions like LRU in the future.
The mutex is essential for the buffer manager to avoid WAW (Write After Write). The
most common used algorithm of buffer manager in CPU DBMS is Linked List algorithm, so
we implement it in GPU as well. It maintains a freelist on global memory that constructs
a queue to record the free entries in GMP, and there will be one bit on global memory as
the mutex to enter the critical section of modifying freelist. Each node in the freelist will
hold a data variable recording the PageID and a next pointer pointing to the next node.
Note that the freelist should be initialized before perform any page operations, as shown in
Algorithm 3. When getting a page, each thread tries an atomic operation to get the mutex.
After acquiring the mutex, the only thread will get a page ID of a node at the head of the
freelist and move head to the next node in the freelist. Then the thread will release the
mutex. The algorithm is shown in Algorithm 4. As shown in Algorithm 5, when releasing
a page, getting the mutex by each thread with an atomic operation is still needed. A new
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Algorithm 3: Construct a Freelist
input : node **head: reference to the address of the head node of the linked list
input : node **tail: reference to the address of the tail node of the linked list
input : node *GPM: global array of length N
1: index ← 0
2: while GPM[index].isUsed == 1 do
3:
index++
4: end while
5: (*head→data)←GPM[index].pageID
6: while GPM[index].nextPage != null do
7:
(*head→next)←GPM[index].nextPage
8:
*head ← (*head→next)
9: end while
10: (*tail→data)←GPM[index].pageID
11: (*tail→next)←null
Algorithm 4: Get a Page with Linked List
input : node **head: reference to the address of the head node of the linked list
input : mutex: a lock to enter the critical section
output: gotPageID: the ID of freed page got by the thread
1: atomicExch(&mutex, 1)
2: gotPageID ← (*head→data)
3: *head ← (*head→next)
4: atomicExch(&mutex, 0)
5: return gotPageID

node’s data will be used to record the being freed pageID, and it will be moved to the tail
of the freelist. Then the thread will release the mutex.
In Linked List algorithm, all the threads that try to perform a page operation are competing the same mutex all the time. The overhead on CPU is acceptable because it only has
few threads, but with thousands of threads on GPU, plus the atomic operation is expensive
especially in such a SIMD architecture like GPU, managing buffer pages on GPU becomes
an execution manner even worse than a sequential process performed by a single thread. We
need a better design to fully utilize the multi-threads on GPU, to that end, we propose a
new Random Walk algorithm (including Algorithm 6 and 7) that can better use GPM to
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Algorithm 5: Free a Page with Linked List
input : node **tail: reference to the address of the tail node of the linked list
input : mutex: a lock to enter the critical section
input : gotPageID: the page being freed
1: atomicExch(&mutex, 1)
2: (new node→data) ← gotPageID
3: (new node→next) ← null
4: ((*tail)→next) ← new node
5: *tail ← new node
6: atomicExch(&mutex, 0)

manage page distribution and recycling. Instead of using one mutex on global memory, each
page will have its own mutex, we use each isU sed flag in the map entry as the mutex for
each page. Threads can spread to different entries in GMP to get the mutex when requesting
a page operation, it can immensely reduce conflicts of the atomic operations. When getting
a page, each thread will be issued with a random number to check the corresponding isU sed
flag, if the corresponding page is not being used, the thread will get the page and do not
need to change the flag back until the page is released. The tricky part is in line 4 of Algorithm 6, the read and write operation should be completed in one atomic operation, and the
return value of atomicExch should be stored in the local register for the next if statement;
otherwise, there will be a synchronization problem. When freeing a page, since each page is
exclusive to a thread, the thread does not need the mutex and will directly change isU sed
and dataEntryCount. The complexity of a free page is O(1). It will dramatically decrease
the conflict in atomic operations when getting pages, and there will be no conflict when
freeing the page.

5.3

Theoretical Model
We define every time a thread perform an atomic operation as one step, and we are

able to track the average steps each thread needed. Note that every 32 threads (warp) are
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Algorithm 6: Get a page with Random Walk
input : node *GPM: global array of length N
output: gotPageID: the ID of freed page got by the thread
1: while not found a free page do
2:
gotPageID ← randomize a page ID from 0 to N-1
3:
if PageMap[gotPageID].isUsed == false then
4:
try ← atomicExch(&(PageMap[gotPageID].isUsed), true)
5:
if try == 0 then
6:
successfully found a free page
7:
end if
8:
end if
9: end while
10: return PageMap[gotPageID].pageID
Algorithm 7: Free a page with Random Walk
input : node *GPM: global array of length N
input : gotPageID: the page being freed
1: (PageMap[gotPageID].isUsed) ← false
2: (PageMap[gotPageID].dataEntryCount) ← 0

scheduled together, threads in the same warp will wait for the thread that takes the longest
steps to finish, so this is also a metric that we will measure. For example, in one warp if a
threads take 100 steps to get a page and all other threads got a page in one shot, the other
31 threads will not finish even if they got a free page until all of them have got pages. Thus
we use intra-warp steps to indicate the steps a warp takes to get a page, and the intra-warp
steps of all threads in the warp are the same and will be the longest steps among the threads.
We build a model to predict both the average steps and the intra-warp steps of our Linked
List and Random Walk Algorithms.
The running time has a close connection to the average steps/intra-warp steps a thread
takes to find a free page, we propose a model to predict the upper bound of both average
steps and average intra-warp steps of Linked List and Random Walk algorithms. In fact,
due to the special schedule scheme, time has a closer connection to average intra-warp steps.
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In the beginning, there are T buffer pages, in which A buffer pages are free. There are
N concurrent GPU threads, each would like to get a free page and then to free a page,
and it will follow our Linked List Algorithm and Random Walk Algorithm. To evaluate the
performance of these algorithms, we use the following metrics:
(1) The average number of steps taken per thread (evaluated theoretically and experimentally);
(2) The average of the maximum number of steps taken per warp (evaluated theoretically
and experimentally);
(3) Total time taken (only evaluated through experiments).
We will first present the theoretical complexities of these algorithms and then present experimental results.
It is important to note that the theoretical complexities presented in this section are
the exact or approximated number of steps taken and not the big-O notation. In other
words, coefficients of the formula matter. For a random warp, let Xi (0 ≤ i ≤ 31) be the
random variables that represent the number of steps taken until finding a free page, the
average number of steps taken per thread is the complexity of Xi , and the average number
of intra-warp steps taken per thread is the complexity of Y .
Getting a page with Linked List as shown in Algorithm 4 would create a processing queue
in the GPU so that threads can take turns to modify the head of the linked list. Since N
threads request to modify the head of the freelist at the same time, the processing queue
would have a length of N . Therefore, we can assume that a random thread would have a
random position on the processing queue, and thus Xi is uniformly distributed on [1, N ].
Therefore,

E(Xi ) =

N +1
2

(5.1)
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In order to find E(Y ), we first find the cumulative distribution function of Y :

P (Y ≤ y) = P (X0 ≤ y, X1 ≤ y, ..., X31 ≤ y)
= P (X0 ≤ y) · P (X1 ≤ y) · ... · P (X31 ≤ y)
=(

y 32
)
N

Then the expectation of Y is:

E(Y ) =

=

=

=

=

N
X
k=1
N
X
k=1
N
X

kP (Y = k)
k(P (Yj > k − 1) − P (Yj > k))
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N
X

kP (Yj > k)

k=1

k=1
N
X

(k − 1)P (Yj > k − 1) +

k=1
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X

N
X
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We use Faulhaber’s [74] formula to simplify the summation:

E(Y ) = N −
=N−

N 33
33

+

N 32
2

+

29
8N 31
− 124N
3
3
N 32

+ ...

1
8
124
32
N
+ +
−
+ ... ≈ N
2
33 2 3N
3N
33

(5.2)

Similar to getting page with Linked List, we can get the complexities of freeing page with
Linked List (Alg. 5):

E(Xi ) =

N +1
2

(5.3)

E(Y ) ≈

32
N
33

(5.4)

From the model, the complexities of getting and freeing pages are same with Linked List,
and they are only related to number of threads N .
For getting a page with Random Walk, in practice, since N << T , the chance that two
or more threads visit the same available buffer page is small. To find E(Xi ), we assume
that the parallel process can be serialized to achieve the same final result. In other words,
we assume that line 4 of Algorithm 6 only takes one step in total for all concurrent threads
because no other threads compete with it.
When the first thread executes, there are a total of T pages, in which A pages are free.
Therefore, the number of steps taken until finding a free page, X0 , follows a geometric distribution with p = A/T . Therefore,

E(X0 ) = 1/p = T /A
When the second thread executes, there are a total of T pages, in which A − 1 pages are
free. Therefore, the number of steps taken until finding a free page, X1 , follows a geometric
distribution with p = (A − 1)/T . Therefore,
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E(X1 ) = 1/p = T /(A − 1)
and so on. The average number of steps taken across all N threads is

E(Xi ) =

where Hn =

Pn

1
k=1 k

N −1
N −1
T X 1
T
1 X T
=
= (HA − HA−N )
N j=0 A − j
N j=0 A − j
N

is the harmonic series.

We use the Euler-Mascheroni constant to approximate the harmonic series Hn ≈ γ + ln n
[75]. The expected average number of steps is then approximately
T
[(γ + ln A) − (γ + ln(A − N ))]
N
T
A
= ln(
)
N
A−N

E(Xi ) ≈

(5.5)

Finding E(Y ) in this case is complicated, but we can find the upper bound of E(Y ) as
follows. We observe that during the probability of finding a free page at any moment in the
process is at least

A−N
.
T

Therefore, E(Xi ) is upper bounded by E(Xi0 ) where Xi0 follows a

Geometric distribution with probability p =

A−N
T

The cumulative distribution function of Z is:

P (Xi0 ≤ x) = 1 − (1 −

A−N x
T −A+N
) =1−(
)x
T
T

Since E(Xi ) is upper bounded by E(Xi0 ), E(Y ) is also upper bounded by E(Y 0 ) where
Y 0 = max(Xi0 ). We find E(Y 0 ) as follows.
The cumulative distribution function of Y 0 is:

P (Y 0 ≤ y) = P (X0 ≤ y, X1 ≤ y, ..., X31 ≤ y)
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= P (X0 ≤ y) · P (X1 ≤ y) · ... · P (X31 ≤ y)
= (1 − (

T − A + N y 32
) )
T

The expectation of Y 0 is:
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∞
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Therefore, an upper bound of E(Y ) is

E(Y ) <

∞
X
k=0

(1 − (1 − (

T − A + N k 32
) ) )
T

(5.6)
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We have verified through the experiment that this upper bound is reasonably tight. We
perform the experiment on several combinations of A and N while keeping T fixed at 1
million. A comparison between this theoretical upper bound and experimental results will
be present in Section 5.4.
Based on the feature of Random walk algorithm, the complexity of freeing a page are
only 1 for both average steps and average intra-warp steps(Algorithm 7).
To summarize, when getting a buffer page, Linked List would have complexity of E(Xi ) =
T
A
and E(Y ) ≈ 32
N ; Random Walk would have complexities of E(Xi ) ≈ N
ln( A−N
) and
33
P
T −A+N k 32
E(Y ) < ∞
) ) ). When freeing a buffer page, Linked List would have
k=0 (1 − (1 − (
T
N +1
2

complexities of E(Xi ) ≈

N +1
2

and E(Y ) ≈

32
N;
33

Random Walk would have expected values

of 1. The theoretical complexities of Random Walk and Linked List are presented in Fig.
5.5, we will discuss it later.

5.4

Experimental Evaluation
We run all experiments in a server with an Intel(R) Core(TM) i9-7920X CPU @ 2.90GHz

CPU, equipped with 128 GB of DDR4 2133 MHz memory, one SanDisk 512 GB SSD, and
one KINGSTON V300 III 240GB SSD. There are two NVidia GPU cards in it, TITAN RTX
and GeForce GTX 1080 Ti. This machine runs Ubuntu 18.04 and CUDA version 10.0.
We fix the total number of buffer pages at 1 million and varied the number of free pages
and the number of threads. In the experiments, we have compared two sets of results:
(1) Fixed free pages to 100K, and the total number of threads will change.
(2) Fixed total number of threads to 5000, and the free pages will change.
At first, we validate our upper bound model of the Random Walk algorithm by comparing
the theoretical and experimental results in Fig. 5.6. There are two scenarios: Fixed free
pages to 100K when the total number of threads will change; and the fixed total number of
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Figure 5.5: Theoretical Complexities of Random Walk and Linked List.
threads to 5000 when the free pages will change. We can see the actual average intra-warp
steps match with the theoretical upper bound, which validates our model.
Secondly, we collect three metrics during the single page operation period (e.g. until all
threads getting the pages): number of steps taken per thread, number of intra-warp steps
taken per thread, and total running time. Here we focus on measuring the results of getting
pages since Random Walk only takes one step to free page and Linked List takes the same
steps for both getting and freeing pages.
We fix the free pages to 100K and vary the total number of concurrent threads from 1 to
10000, each result has been run 100 times. The average steps and average intra-warp steps
taken by Linked List and Random Walk are shown in Fig. 5.7 and Fig. 5.8 respectively,
the running time of these two algorithms are shown in Fig. 5.9. The figures show that the
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Figure 5.6: Comparison between Theoretical Upper Bound and Experimental Results.

Figure 5.7: Average Steps and Average Intra-warp Steps to Get a Free Page when Free
Pages are Fixed to 100K and Total Number of Threads Varies with Linked List Algorithm.
prediction of our theoretical models can match the experimental results very well except
when thread number equals to one. That is because our model to predict intra-warp steps
are only applied to more than 32 threads (a warp). Comparing Fig. 5.7, Fig. 5.8 and Fig.
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Figure 5.8: Average Steps and Average Intra-warp Steps to Get a Free Page when Free
Pages are Fixed to 100K and Total Number of Threads Varies with Random Walk
Algorithm.

Figure 5.9: Running Time to Get a Free Page when Free Pages are Fixed to 100K and
Total Number of Threads Varies.
5.9, we can see that the steps are up to 10,000 for Linked List and the steps are less than 50
for Random Walk, the Random Walk algorithm outperforms the Linked List algorithm in
all three metrics, and the running time speed up of Random Walk over Linked List is up to
364.4x. The performance boost gained by Random Walk will increase when thread number
increased because average intra-warp steps will increase in a linear way when thread number
increase for the Linked List algorithm, however, most of the thread will only perform one
atomic operation to get the page when free pages are sufficient for Random Walk algorithm.
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Next, we fix the total number of concurrent threads to 5000 and vary the free page
from 50K to 1M. The average steps and average intra-warp steps taken by Linked List and
Random Walk are shown in Fig. 5.10 and Fig. 5.11 respectively, the running time of these
two algorithms are shown in Fig. 5.12.

Figure 5.10: Average Steps and Average Intra-warp Steps to Get a Free Page when Total
Number of Thread are Fixed to 5K and Free Pages Vary with Linked List Algorithm.

Figure 5.11: Average Steps and Average Intra-warp Steps to Get a Free Page when Total
Number of Thread are Fixed to 5K and Free Pages Vary with Random Walk Algorithm.
The theoretical results match with experimental results under this new workload, we can
also find out that the result of Linked List is only related to number of concurrent threads as
shown in our model. From the results, we can see that the steps are up to 5,000 for Linked
List and the steps are less than 100 for Random Walk, Random Walk still outperforms
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Figure 5.12: Running Time to Free a Page when Total Number of Thread are Fixed to
5K and Free Pages Vary.
Linked List in all three metrics; the running time speed up of Random Walk over Linked
List is from 821.5x to 51.7x. The average intra-warps steps will decrease when free pages
increase for Random Walk since the threads are using a uniform random to get a page ID;
the more free pages left, the fewer steps a thread will take to get a free page.

5.5

Discussion
In this section, we implement the mutex on GPUs at the beginning. Based on it, we

implement a buffer manager on GPU to cache the output of multiple queries through GPU
Page Map. We develop the intuitive Linked List algorithm and Random Walk algorithm
to mange pages as well as the model for prediction. At last, we prove that Random Walk
algorithm can achieve high efficiency in managing pages.
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Chapter 6: Conclusions and Future Work

GPGPU becomes an attractive option to build push-based DBMS in this age of big data
for its high computing capability. Task parallelism enabled by a CUDA feature, the CUDA
stream, makes CUDA the appropriate platform for implementing the push-based DBMS
(named G-DBMS) under development in our group. However, it brings several challenges
since no one has ever built such a streaming DBMS on GPU. The most important two
challenges are: (1) how to do resource allocation, which is essential to multi-query executing,
and (2) how to manage buffer, which is vital to cache outputs.
Firstly, understanding the performance of computational tasks under different resource
consumption in the context of CUDA streams is the prerequisite of building the system. We
explore the CUDA stream runtime resource scheduling scheme and develop a computationbound single kernel performance model[4]. Both of them are key components towards an
optimized query engine in G-DBMS. A series of experiments validated our model. We also
derived three basic disciplines that govern the CUDA stream scheduler:
(1) CUDA scheduler always takes as many MPs as possible in scheduling the different
blocks of a kernel;
(2) New blocks are scheduled immediately when resources are available due to the completion of previously running kernels;
(3) Without Hyper-Q, blocks of a CUDA stream can be scheduled only after all blocks in
the streams of a higher rank are scheduled.
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Next, we can study how to control the launching parameters of multiple GPU kernels as
provided by compile-time performance modeling as a kernel-level optimization and a more
general pre-processing model with batch-level control to enhance performance. We develop
an integer programming model to describe such a problem and design an algorithm for
solving the optimization with proven correctness and high efficiency[22]. In a multi-query
environment, our approach achieves 7.33x speedups against sequential executing with 16
query workloads, and earlier studies of enabling concurrent tasks to support on GPU such
as MultiQx-GPU[5] achieves 1.03x speedups.
In the end, we have implemented a buffer manager on GPU to cache the output of
multiple queries. We develop a new mechanism to manage the page by using a map called
GPU Page Map (GPM). The map will have the same amount of map entries with the number
of pages, each page will have its own entry to store the page metadata. Furthermore, we
develop a Linked List algorithm and a more efficient Random Walk algorithm to manage
page distribution and recycling. We build theoretical models to predict the average steps a
thread takes to perform a page operation for both algorithms. We use a series of experiments
to validate our models, and we find out that the Random Walk algorithm outperforms the
Linked List algorithm up to 821.5x.
By clearing the challenges we mentioned, we are able to build a prototype of G-DBMS
that has some core features. For future work, we need to develop other G-DBMS parts to
optimize the system and better support different kinds of queries.
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